

Amiga Hard Disk/SCSI Controller

DESCRIPTION

The Amiga Hard Disk/SCSI Controller is an intelligent high performance controller designed to interface both ST506 hard disk drives and SCSI devices to the Amiga expansion bus architecture. A background command processor provides high level command interpretation minimizing Host intervention. Data is transferred to and from the Host via DMA (direct memory access) with FIFO allowing high data throughput while maintaining reasonable bus bandwidth for other bus controllers.

FEATURES

- Support for up to two ST506 hard disk drives
- Full SCSI with MacIntosh Plus compatibility
- High level command interpretation and exceptional handling performed by Z80 processor
- Support for up to 8 heads, 2048 cylinder with 512 bytes/sector
- Individually Programmable Drive Characteristics
- 1:1 sector interleave
- 32 bit ECC for data correction
- Multiple block transfers
- Full auto-config compatibility
- Real time data transfer rates of up to 800ns/byte via DMA

SPECIFICATIONS

Performance

Hard Disk (ST506)

Encoding method:	MFM
Cylinder per head:	Up to 2048
Sectors per track:	Up to 17
Sector length:	512
Heads:	8
Drive Selects:	2
Step Rate:	3.2 us to 6.5 ms
Data Transfer Rate:	5.0 Mbit/sec.
Write Precomp Time:	12 nanosec.
Sector Interleave:	1:1
Sector Interleave Across Heads:	1:2
Ecc Polynomial:	32 bits
Burst Error Correction:	11 bits

SCSI

ANSI X3T9.2 compatible
MacIntosh Plus compatible connector

Host Interface

Amiga expansion bus compatible
Full auto-config compatibility

Power Requirements

+5 Volts $\pm 5\%$, 3 Amps. Max.

Environmental

Ambient Temperature:	0 - 55 Deg. C.
Relative Humidity:	20% - 80%

CONNECTOR PIN ASSIGNMENTS

The following tables list the pin assignments for the controller board.

Table 5-1 — Connectors J1 and J2
Disk Serial Data Pin Assignments

Ground Return	Signal Pin	Signal Name
2	1	Drive Selected
4	3	Reserved
6	5	Write Protected (J1 Only)
8	7	Reserved
10	9	Cartridge Changed (J1 Only)
12	11	Ground (GND)
	13	MFM Write Data +
	14	MFM Write Data-
16	15	Ground (GND)
	17	MFM Read Data +
	18	MFM Read Data-
20	19	Ground (GND)

Table 5-3
Connector CN1, SCSI
SCSI Connector (DB-25) Female

Pin	Name
1	REQ
2	MSG
3	I/O
4	RST
5	ACK
6	BSY
7	GROUND
8	DB0
9	GROUND
10	DB3
11	DB5
12	DB6
13	DB7
14	GROUND
15	C/D
16	GROUND
17	ATN
18	GROUND
19	SEL
20	DBP
21	DB1
22	DB2
23	DB4
24	GROUND
25	N.C.

Table 5-2 Connector J0
Disk Control Signal Pin Assignments

Ground Return	Signal Pin	Signal Name
1	2	Head Select 3
3	4	Head Select 2
5	6	Write Gate
7	8	Seek Complete
9	10	Track 00
11	12	Write Fault
13	14	Head Select 2
15	16	Reserved
17	18	Head Select 1
19	20	Index
21	22	Ready
23	24	Step
25	26	Drive Select 1
27	28	Drive Select 2
29	30	Reserved
31	32	Reserved
33	34	Direction In

Reference

- 8727 DMA Specification
- Amiga Expansion Architecture Manual
- Motorola 68000 Technical Manual
- Western Digital WD33C93 SCSI Chip Manual
- American National Standard Committee X3T9.2 SCSI Specification

FUNCTIONAL DESCRIPTION

The Amiga Hard Disk Controller basically consists of three main sub-sections:

- Host Interface
- ST506 Hard Disk Controller (HDC)
- SCSI Controller

Host Interface

The host interface is 68000 compatible with direct memory access and full auto-config capability. Data transfers to and from the host are usually made via DMA thereby allowing real time data transfer rates of 1.6 μ s/byte for the ST506 interface and up to 800ns/byte for SCSI. Addressing for DMA operations is provided by three external address counters. Before any DMA operation can be performed each counter must be pre-set and thereafter will be incremented automatically. Information on initializing the DMA appears later in this section.

The DMA is a Commodore custom LSI chip (8727) with byte to word funneling and a built in 64 byte FIFO. The internal 64 byte FIFO permits real time data transfer to and from the host without holding the bus for an entire sector transfer. This provides very effective utilization of the bus. The average bus requirement for the transfer of an entire sector is 8.9 μ s once every 51.2 μ s. This amounts to only 17% over for CPU and other bus masters.

The interface logic also provides full auto-config and all I/O decode.

For electrical specification and detailed timings refer to Amiga expansion architecture manual.

ST506 Hard Disk Controller (HDC)

The ST506 Hard Disk controller is an intelligent background controller capable of high level command interpretation and support of up to two ST506 hard disk units. This controller will be referred to in this document as the HDC or the Hard Disk Controller. The processor for the HDC is a Z80A CPU, with up to 8K of PROM for firmware and 1K of RAM for variable data. Collectively, the above components constitute the "intelligence" of the controller.

The design that has gone into this aspect of the controller has been to enhance performance and increase flexibility while reducing cost.

As a result, the majority of operations have been placed in firmware. The only functions performed by "hardware" are those that are too fast for the processor.

The Z80A CPU and its associated PROM and RAM collectively perform the following functions:

1. Power up initialization
2. Diagnostics
3. Error recovery
4. Error reporting
5. Error correction
6. Command processor
7. Disk select
8. Seek
9. Write precomp select, reduced write current
10. Head select
11. Mapping
12. Logical to physical address translation
Physical to logical address translation

The DJC Custom Chip

The DJC is a custom LSI chip. It has been designed to handle all serial data, state machine and DMA functions as described below:

ERROR CORRECTION CODE

The error correction polynomial is a 32-bit code capable of correcting up to 11-bit burst errors.

In keeping with the overall design philosophy, the ECC circuitry generates the write syndrome and validates the read without requiring the processor to handle the data. Calculating this polynomial with the processor would seriously degrade the performance of the ST506 controller. Calculating the reverse polynomial to correct bad data is done by the processor. It is accomplished without any measurable effect on performance because the operation is only done after multiple retries and as such is seldom necessary.

HEADER VERIFICATION

Once a disk has been formatted, the DJC converts the desired record address on the disk. The conversion is done in terms of head, track and sector address, with a CRC code tested to further insure positional integrity. A comparison is then made of the header before a read or write function is performed.

TWO INDEX TIMEOUT

This function insures accurate control over the number of attempts to find a header (i.e., it is not "mislead" by counting false address marks).

MFM ENCODE

The DJC converts all parallel data to serial and then to MFM. This function is followed by Precomp, if selected.

Selectable Precomp

In Precomp, a "string" of pulses is analyzed to determine if they are arranged in the unique manner that could cause them to crowd once written on the disk. It also determines which way the crowding would distort the pulses when read. The write pulse stream is then shifted, early or late, to compensate for the crowding conditions, which normally occur on the innermost tracks of the drive.

Under the processor's control, the DJC precomps the disk MFM data by using external inductive delays. Precomp is selectable and is designed to shift the MFM data early or late by 12 nanoseconds to improve read margins.

The use of this feature should be performed in conjunction with the particular drive manufacturer's specification.

MFM Decode

Data received from a disk drive is MFM, a self-clocking serial data stream which contains a phase locked loop, lock detect, missing clock detect and the data separator.


When the DJC asserts Read Gate, the 8465 data separator will attempt to lock its phase locked loop on the read data. If this does not occur within 4.8 usec, the DJC will turn off Read Gate, causing the 8465 to be placed into the low track rate for increased stability.

The MFM data is now decoded into NRZ data and clock for the DJC. The 8465 decodes a missing clock bit and a hexadecimal A1, FD or an A1, F8 in the sync field. This data indicates the start of a valid header or data field. Receiving any other data causes the DJC to abort the read. Another read would be tried after resyncing the 8465 to 10 MHz.

Sector Format

Figure 5.1 describes the format of a typical sector.

Figure 5.1
Typical Sector Format



Note: 1. Address Mark is a Hex 1 with a missing clock pulse.
2. SYNC field 1 is comprised of 16 bytes of zeros.
3. SYNC field 2 is comprised of 15 bytes of zeros.

Error Recovery Philosophy

Extensive measures have been taken in the design of the controller to insure reliable data. Selectable precompensation circuitry and a sophisticated data separator with two tracking rates are a few examples. Additional effort has been made to reduce the probability of mis-correction (of having bad data flagged as corrected) through design and options made available to the systems integrator.

In a write operation the controller only precomps the unique combinations of data that might cause crowding conditions on the disk. Shifting data early or late by 12 nsec is done to retain as much of the 50 nsec data window as is possible. This reduces the probability or errors occurring.

In a read operation the data separator phase lock loop (PLL) provides two tracking rates, a high and a low, which allows for quick synchronization with the header address in the first case and stable data transfer in the second. The controller only contributes a maximum of 6 nsec (typically 3 nsec) of window error out of the allowable error window of 50 nsec. This allows the disk drive to have up to 44 nsec of jitter before error recovery/correction is needed.

The controller uses a 32-bit error correction code that enables an error correction span of up to 11 bits. This computer-generated code is considered superior to fire codes because it substantially reduces the chances of mis-correction while providing the full 11-bit correction span.

In data recovery and error correction the ECC syndrome must be stable in order to perform a correction. This insures that multiple attempts are made to recover marginal data before correction data is applied and further reduces the probability of miscorrection on long (greater than 12-bit) error bursts.

The significance of not correcting data unless the ECC syndrome is stable is that 1) noise induced errors are not corrected and 2) real errors are corrected quickly without wasting time on useless retries.

The user can improve data reliability by mapping tracks with flaws and by reducing the error correction span. The latter reduces the odds of mis-correction on large errors (greater than 12 bits) and provides for early detection of a degrading media. The controller can be programmed to report or not report "soft" errors, on reads that took multiple tries but did not need correction.

Monitoring soft errors is probably the best method of early detection. A correction span of seven (7) bits is thereby suggested as an optimum in data integrity. An alternate eleven (11) bit correction span could be used as a means to retrieve the data before the track is mapped.


SCSI Controller

The SCSI controller uses the Western Digital WD33C93-SBIC which provides the actual interface to the SCSI connector and supports the full SCSI protocol minimizing host responsibilities. The WD33C93 is supported with a flexible architecture allowing either the 68000 (host) or the Z80A (board processor) to control the WD33C93 operations. Data transfer can be done via DMA or host I/O. For detailed information refer to Western Digital WD33C93 manual.

I/O DEFINITIONS

The following I/O addresses refer only to offset location since the actual board location in physical memory is configurable as described elsewhere in this manual. Refer to this manual for details on auto-config I/O descriptions. I/O locations 0 hex through 42 hex are written out as nybbles or 4 data bits (AD12-AD15). I/O addresses 50H - 68H are unique to this board and are described later in this document.

Hex Location	Definitions
00/02	Boardtype and size
04/06	Product number
10/12	Mfg # high and
14/16	low byte



* Signals unique to Amiga Hard Disk/SCSI Controller.

SSEL Used to select SCSI controller or to ST605 controller. High = SCSI, low = ST506.

HCBP,CCBP Host command block pointer and Controller command block pointer. Used to handshake address of Command block pointer to ST506

48H Base address register

I/O addresses unique to board

50H PROCC-Interrupt ST506 controller to process command. Write only. Data value written from host is XXX1 hex.

52H WRCBP/INTACK - Multiplexed signal. WRCBP strobes the command block pointer register. INTACK clear INTP at end of command.

SCSI Controller

60H CS - Chip select for the WD33C93 SCSI chip. Used to write to the internal address register and read from the internal status register.

62H CS - Chip select for the WD33C93 SCSI chip. Used to write and read remaining Control registers in the WD33C93.

64H SCSI PCSS - Used to initialize the 8727(DMA) in SCSI mode. Refer to section 5.0 for 8727 commands

68H SCSI PCSD - Used to pas data to and from the 8727 in SCSI mode. Refer to section 5.0 for transfer procedures.

HOST INTERFACE PROTOCOL

Interface Protocol

The host interface is via a DMA controller. This DMA device is controlled by the Z80A on the disk controller board or 68000 (host). On the host side there are counters for the address bus that are preset before the beginning of each transfer. Three bytes must be written for the 23 address lines (A23-A1). The MSB (corresponding to A24) of the upper address latch is used to control the host R/W- line for DMA transfers. This line is set high to read from the host memory and low if a write is intended. The DMA logic, contained in one chip, can be configured to transfer a single word (2 bytes) or 256 words (512 bytes). Transfer are always on even byte boundaries.

The method of communicating to the DMA circuit is by two control lines PCSS- and PCSD-, controlled by the Z80 or 68000. PCSS- is always strobed first to strobe in the "state" on the data bus. The state will determine the function to be performed on the succeeding PCSD- strobes. Not all valid states need to be followed by a PCSD- strobe and for each state loaded, PCSD- can be strobed any number of times. When reading the host status for instance, the expected number of PCSD- strobes need not be given, but when writing to the DMA controller the correct number of PCSD- strobes must always be given.

DMA Commands

The valid commands, for DMA operations, are summarized in the table below. All data values are listed in hex.

Multiple states can be strobed into the DMA controller as long as no bus contention occurs. Notice that the state bits 4-0 are low in one position only for all the valid states. This implies that any state that does not require transfer of data by the following PCSD- can be combined and set simultaneously. Hence a single word transfer and start DMA cycle can be combined as DE. Some states are mutually exclusive such as F7 (transfer data to or from the FIFO) and EF (reading the DMA status). Similarly state D6 is illegal since word transfer and the FIFO path open will result in BUS contention. State FC is permitted as long as the same data is to be written in the DMA mid address latch and DMA low address counter. Other such valid states can be similarly derived.

Table 5-4. DMA States

Data Strobed by PCSS-	Brief Functional DESCRIPTION	Data Valid PCSD- (R/F)
FB 1111 1011	Load upper DMA address latch	F
FD 1111 1101	Load mid DMA address latch	F
FE 1111 1110	Load low DMA address latch; start DMA on rising edge of LDO; block mode XFER	F
F7 1111 1111	Open path to int. DMA FIFO (64 bytes)	R
EF 1110 1111	Read internal DMA status DB7 = 1 if no DMA or DMA cycle complete DB6 = 1 if byte avail. from or to FIFO DB5 = 1 if no FIFO overflow or underflow	R
9F 1001 1111	Force IREQ- to high impedance	X
BF 1011 1111	Command complete signal to host	X
DF 1101 1111	Set DMA into a single word transfer	X
7F 0111 1111	Reset DMA and clear FIFO followed by FF	X
FF 1111 1111	to ensure proper DMA reset.	X

Load Upper DMA Address Counter (FB)

The LD2 output of the DMA chip is set low on the rising edge of PCSS- and then set high on the falling edge of PCSD-. This loads the R/W- and the upper 7 address lines A23-A17 from the data bus into a counter on the rising edge of LD2. This 8 bit counter need not be reloaded if its contents are to remain unaltered in the succeeding operations.

Load Mid DMA Address Counter (FD)

Address lines A16-A9 are loaded into another counter in the same manner as above by the rising edge of LD1. This 8 bit counter also need not be reloaded if its contents are to remain unaltered in the succeeding operations.

Load Low DMA Address Counter (FE)

On the falling edge of PCSD-, LDO is set high to load the address lines A8-A1. The rising edge of LDO will start the DMA circuit. This also implies a block mode transfer operation, since bits 7-4 are all high. On power-up the DMA controller defaults to the block transfer mode. It should be noted that all three address counters mentioned above are cascaded allowing for the continues transfer of up to 64 Kbytes.

FIFO Access (F7)

This state opens a path to an internal FIFO that is 64 bytes in length. The falling edge of PCSD- will start to shift data out of the FIFO for a read or shift data into the FIFO on the rising edge of PCSD- if the R/W- was set low with LD2. The DMA will initiate host memory access, done a word at a time, whenever the FIFO is half full. A typical memory access without any wait states takes 4 cycles, each cycle being about 140 nS.

Read DMA Status (EF)

The host DMA status must be read before initiating any data transfer, since its FIFO can be shared by another device. At the end of every word or block transfer initiated by the hard disk controller, the status must be read to ensure successful data transfer completion. Status is not read after every word in a block transfer. After the last byte, in a block transfer, has been strobed into the DMA controller approximately 12 uS are needed to ensure that the DMA status lines are all high. To read the status, any number of PCSD- strobes may be used before initiating another DMA cycle. The DMA internal status available after the falling edge of PCSD- is interpreted as follows:

DATA BIT 7: This line will be high if no DMA was requested or a DMA cycle was completed. After completion of a word or a block transfer, this bit will be set high. A low indicates DMA busy status.

DATA BIT 6: This bit is high if a byte of data is available to be read from the FIFO, or if there is a byte to be written and the FIFO is not full. At the end of a block write operation to the disk, since there are no more bytes available, this bit is set low.

DATA BIT 5: This line is low if the FIFO overflowed or underflowed. This may occur during a disk transfer if the DMA circuit does not receive a bus acknowledge signal from another device on the 68000 motherboard, before the FIFO becomes full or empty. Under this condition the FIFO is cleared by the Z80, before any other data transfer can be initiated.

DATA BITS 4-0: These data lines will be logic zero.

Reset IREQ- (9F)

This state will force IREQ- line to high impedance. It is set low by the host.

Command Complete Acknowledge (BF)

This will cause the assertion of the host vectored interrupt line to its active low state to indicate the completion of a command by the HDC.

Word Transfer (DF)

This will set the internal DMA circuit into a single word transfer. On completion of the word transfer, the DMA resets to a block transfer mode. Hence this state must be strobed for every word transfer desired.

Reset DMA (7F)

This state, followed by state 'FF', resets the DMA circuits and clears the FIFO. This state should be strobed on power-up and to clear any FIFO underflow or overflow conditions.

HOST/HDC COMMAND PROTOCOL

Commands are passed to the HDC through the DMA circuit. When the host requires a disk transfer a command block will be setup in the 68000 memory followed by the host asserting the IREQ- line low. The Z80 will then go through a sequence for each IREQ as discussed below:

Step 1: Setting Up The DMA Address

State FB is loaded into the DMA circuit with PCSS- followed by PCSD- with the hex value of desired high ordered address. Bit 7 of the data bus determines the direction of the transfer, a low will cause a write operation to host and a high will cause a read from host.

Then state FD is loaded into the DMA circuit with PCSS followed by PCSD- with the value of desired address on the data bus. This sets up address lines A16-A9.

State DE is loaded with PCSS- for a word transfer. A value of 06 is loaded with PCSD- to point to the 12th and 13th bytes of the command block. On the falling edge of PCSD- the DMA word cycle will begin. Byte 12 must be FF before the command is executed.

Step 2: Reading Data

The state EF is loaded with PCSS- so that on the falling edge of PCSD- internal DMA status will be outputted. The data lines DATA7, DATA6, and DATA5 are examined until they are high indicating completion of the DMA cycle and that data has shifted through the FIFO. For a block write operation to the disk, DATA6 is examined until low. The HDC will sample the status for about 20 mS, until the data bus

contains EO or AO, before attempting to clear the FIFO and retransmit the block of data, if necessary. If the FIFO cannot be cleared after within 20 mS, the command will be terminated in the normal manner, if possible.

Step 3: Reading The Command Block

If byte 12 is an FF, the rest of the command block is retrieved by the CMD. This requires the execution of Step 1 (LDO only) followed by Step 2 four times. The data value for state DE of Step 1 is incremented from 00 to 03, by the HDC for each word transfer to get all eight command bytes.

Step 4: Data Block Transfer

Block transfers are initiated as in Step 1 except that the third state loaded is FE. The state DE was a single word transfer. The direction of transfer is determined by data line DATA7 when initializing the high order address lines. Status is read by the HDC at the end of every block or word transfer, and at the start of every new command.

Step 5: Command Completion

To complete a command status must be returned to the host. The status information returned is that defined by the 'Request Sense' command. To do this, 2 status words must be transferred to the command block. The host DMA is setup for a word transfer, by setting the LD2, LD1, and the LDO counters similar to the read of the command block byte 12 (see Step 1). The four status bytes: ERROR CODE, LUN:LADD2, LADD1, and LADD0 are loaded into the FIFO on the rising edge of PCSD-, a word at a time. As usual, the DMA status is examined, between word transfers. If the command, just executed by the HDC required a disk access, then the ADV (address valid) bit is set. Otherwise ADV = 0 to indicate that the LSA, reported in the 4 byte status block, is meaningless. This completes the instruction. The host is acknowledged by writing state BF to set the host vectored interrupt line low. Also IREQ- is deasserted by the HDC.

COMMANDS

Command Block

In the 68000 memory located at an address determined by Amiga DOS is a 16 byte command block. The first byte received through the FIFO is the MSB even byte, followed by the LSB odd byte. During the command block transfer phase, 8 bytes specifying the command are read by the HDC. The command block is organized as follows:

Table 5.5. Host Command Block

BYTE WORD		7	6	5	4	3	2	1	0
0	0	Command Class			OP Code				
1	0	Logical Unit Number			Logical Sector Address (High)				
2	1	Logical Sector Address (Middle)							
3	1	Logical Sector Address (Low)							
4	2	Block (sector) Count							
5	2	Control Byte (reserved in DMA spec)							
6	3	High Order DMA DB Address (A23-A17)							
7	3	Mid Order DMA DB Address (A15-A9)							
8	4	Low Order DMA DB Address (A1-A8)							
9	4	Reserved							
10	5	Reserved							
11	5	Reserved							
12	6	ADV	Error Type			Error Code			
13	6	LUN			LADD 2				
14	7	LADD1							
15	7	LADD0							

Byte 0 must be specified for all commands. Depending on the value of Byte 0, each parameter in Bytes 1 through 5 may require specification. Table 6.2 specifies the supported commands and their parameters. It also includes information in data transfers required during execution. All other commands are reserved.

Command Class

There are eight command classes. Command class 0 contains the commands used in normal operation. Command class 7 contains the diagnostic commands. Command classes 1, 2, 4, 5, and 6 are reserved for future use.

Operation Code

There are 32 operation codes in each command class. For a description of all the available op codes see the Command Description Section.

Logical Unit Number

This is contained in the upper three bits of Byte 1 specifying one of eight logical unit numbers. Logical units 0 and 1 are hard disk drives 0 and 1 respectively. Logical units 2 and 7 are reserved for future use. The HDC reports an invalid command if the logical unit number is out of range. However, for error reporting, all even LUN's are treated as drive 0 and all odd LUN's are treated as drive 1.

Logical Sector Address

A logical sector address is a 21 bit unsigned integer that specifies a unique physical sector. The one-to-one correspondence between the set of logical sector addresses and the set of physical sectors is computed by the HDC from the Cylinder (C), Head (H), and Sector (S) address, as well as the drive parameters, heads per drive (HD) and Sectors per track (ST):

$$L = (((C * HD) * H) * ST) + S$$

C, H and S can be derived from L, HD, and ST as follows:

$$S = L \text{ Modulo } ST$$

$$H = ((L-S)/ST) \text{ Modulo } HD$$

$$C = (((L-S)/ST) - H) / HD$$

This field specifies a sector or the first sector for the Read and Write Drive commands. When only a track specification is required, the sector number implied by the Logical Sector Address is ignored. Hence each format type command begins operation at the beginning of the track containing the specified sector. The HDC will report an invalid command, if the logical address specified is out of range.

Block Count

The sector count is a parameter for each data transfer command. It specifies the number of logical sectors to be transferred during any disk READ or WRITE operations. The sector count is an unsigned, non-zero integer. All zeros in the sector count field specify a count of 256.

For a format command, the number of sectors to be formatted per track is specified by this byte. The interleave factor need not be explicitly furnished by the host, since it is implicitly contained in the interleave table furnished by the host.

Control Field

The control field is reserved for future use.

DMA Memory Address

The next three bytes, bytes 6, 7, and 8, make up the 23 bit address which points to the block of 512 byte to be transfer via DMA. This block of memory contains data bytes or specifies an address value as required by the command to be executed. Since the R/W- bit is part of the LD2 memory address counter, address bits A1-A23 are shifted right 1 bit by the HDC before being stored for command execution.

Status and Error Bytes

At the completion of each command the HDC will return status in the last four bytes (12-15) of the command block. The status format is similar to that returned by the 'Request Sense' SCSI command. This four byte block contains error and status information pertaining to the last block of data transferred or a non-disk operation executed by the HDC. The ADV bit will be set, to indicate a valid address, if the last operation required a disk access, otherwise ADV = 0.

The logical unit number returned is simply the contents of the logical unit field, where the error occurred, as defined in the drive control block. For those commands that do not take a logical unit number as an input parameter, the logical unit number returned in the command status byte is not meaningful.

A list of possible error codes, along with their descriptions, follows:

Error Bytes

The logical sector address bytes are to be in the same format as that defined in the command block. Bits 3-0 of the error byte is used for the error codes. Bits 4, 5 indicate the error type and 7 is the ADV bit. Bit 6 is not used presently.

Disk Drive Error Codes (Type 0)

- 0 No error
- 1 No Index
- 2 Seek not complete
- 3 Write fault
- 4 Drive not ready
- 6 Track 0 not found

Controller Error Codes (Type 1)

- 11 Uncorrectable data error
- 12 Address mark not found
- 13 Sector not Found, Read
- 14 Sector not Found, Write
- 15 IDNF error

Command Error Codes (Type 2)

- 20 Invalid command
- 21 Invalid sector address
- 22 Invalid LUN

Hardware Error Codes (Type 3)

- 30 RAM failure (HDC)
- 31 ROM Checksum Error
- 32 Host DMA status error

Error Code Description

No Error

A code of 00 or 80 is returned if no errors were detected during the execution of the last operation.

No Index (1)

The HDC does not detect index signal from drive.

Seek in Progress (2)

This error code is only returned by the test drive ready command when the target drive is a hard disk that supports buffered seeks. It indicates that drive is busy doing a buffered seek. No other command will be executed on the selected drive, until the seek is completed.

Write Fault (3)

This error code is returned by the hard disk drives. It indicates that there was write current to the head when the write gate was off. This is a very serious problem and should be fixed immediately. No command will be executed, when this condition is detected.

Drive Not Ready (4)

No disk operations are executed unless the drive is ready.

Track 0 Not Found (6)

This error code is only returned by the recalibrate command. It indicates that the track 0 status from the drive did not become active after the maximum necessary steps towards cylinder 0. Besides drive malfunction, this type of error usually occurs if more than 1 disk drive is selected at the same time, either by the HDC or by the option switches on the supported drives.

Uncorrected Data Error (11)

For a Winchester drive this error code indicates one or more error bursts in the data field were beyond the error correction code's ability to correct. It could also mean that the HDC was unable to obtain a match of two consecutive syndromes within eight read attempts. The sector data for the sector in error is sent to the host, prior to any retries and correction algorithms used.

Address Mark Not Found (12)

It indicates that the header for the target sector was found, but its address mark was not detected. This is treated like a data field error, except that no data transfer to the host takes place. If the error per-

sists after 8 attempts, an auto-restore is performed, followed by a reseek, and another 8 attempts to read the desired LSA.

Sector Not Found, Read (13)

The HDC found the correct cylinder and head but not the target sector.

Sector Not Found, Write (14)

The HDC found the correct cylinder and head but not the target sector.

I.D. Not Found (15)

If the ID field cannot be read correctly after all the retries have been exhausted, this error code is set and the operation terminated. The WDC searches for the ID field twice, followed by another 8 attempts by the HDC.

Format Error (1A)

During a check track command the HDC detects one of the following errors:

- 1) Track not found.
- 2) Bad ID

Illegal Parameters (20, 21, 22)

These error codes, invalid command (20), illegal LSA (21), and illegal LUN (22) are self explanatory.

HDC RAM Error (30)

During internal diagnostic the HDC detects a RAM error.

HDC ROM Checksum Error (31)

During internal diagnostic the HDC detects a ROM checksum error.

Host DMA Failure

This error code is set whenever invalid status is read from the DMA during any data or command access. For most operations the status checked is EO (hex), except for a block write. In this case the valid status checked for is AO. The status is read continuously for about 20 mS.

COMMAND DESCRIPTION

All commands executed by the HDC are summarized in the table below. Fields of the command block not specified are don't cares. Following this summary is a generalized description of the commands.

Table 5-6. Command Summary

Command Description	Class Opcode	LUN Num	LADD (21)	Int/ BCNT	Control Options	Possible Error Codes
Read Drive Status	00	0-1				RDS
Restore to TKO	01	0-1				06, RDS
Request Status	03	0-1				Last Oper.
Check Trk Fmt	05	0-1	L		R	RDE, RDS, IDA
Format Track	06	0-1	L	B	S	IDA
Read Drive	08	0-1	L	B	R, S	RDE, RDS, IDA
Write Drive	0A	0-1	L	B	R, S	15, 19, RDS, IDA
Seek	0B	0-1	L			RDS, IDA
Set Drive Param.	0C	0-1				20, 32
Change Command Block Address/	0F					20, 32
Read Drive Long	E5	0-1	L	B	R, S	RDE, RDS, IDA
Write Drive Long	E6	0-1	L	B	R, S	15, 19, RDS, IDA
Init. Unit 1	CC	1				20, 32

R = 0 Retries/ECC enable
= 1 Retries/ECC disabled

S = 0 Set correction span to 5 bits
= 1 Set correction span to 11 bits

L = Logical Sector Address B = Block or sector count required

Read Drive Status (RDS) = 02, 03, 04, 20, 32
Illegal Disk Access (IDA) = 20, 21, 22, 32
Read Sector Error (RDE) = 11, 12, 13, 14, 15

Read Drive Status (Class 0, Opcode 0)

Action

Read the drive's status and determine if drive is ready. For Hard disk drives supporting buffered seeks this command is useful for determining the first drive to reach its target track. The command will be aborted, if the drive status read is incorrect.

Possible Error Codes

No error, invalid command, seek in progress, drive not ready, write fault, DMA error.

Restore (Class 0, Opcode 1)

Action

The Restore command positions the heads to cylinder 0. It is usually issued by the host when the drive has been turned on, or before a format drive operation is initiated by the host.

Possible Error Codes

No error, invalid command, Track 0 not found, drive not ready, write fault, DMA error.

Request Status (Class 0, Opcode 3)

Action

Send the host four bytes of error information for the specified drive. The status of the last command executed may have already set the error register but the execution of this command will not set any new bits. If however, the command requesting the status is invalid, then the previous command status will be lost.

Possible Error Codes

No error, invalid command, last operation status, DMA error.

Check Track Format (Class 0, Opcode 5)

Action

Verify that the specified track is formatted with the correct number of logical sectors. A multiple read command is issued by the HDC to verify all the ID fields on that track and the data read back from the disk is discarded. Retries maybe enabled if desired.

Possible Error Code

No error, invalid command, invalid sector address, IDNF error, drive not ready, write fault, invalid LUN, seek not complete, DAM found, uncorrectable data error, DMA error.

Format Track (Class 0, Opcode 6)

Action

The format track command is used for initializing the ID and data fields on a specified track. The current contents of the specified track are overwritten. This command is useful for marking any bad sectors or tracks after the entire disk surface has been formatted. Assignment of alternate tracks or simply not specifying bad logical addresses is best handled by the host driver routines in the interest of flexibility and reducing onboard firmware requirements.

Possible Error Codes

No error, invalid command, invalid sector address, drive not ready, seek not complete, write fault, invalid LUN, DMA error.

Interleave Considerations

During this command the sector is set up by the host to contain additional parameter information instead of data. Each sector requires a two byte sequence. The first byte designates if a bad block (80) or a good block (00) is to be recorded in the ID field. The second byte indicates the logical sector number to be recorded on the disk, as shown below:

Table 5-7. Interleave Factor Table

Addr. in Hex	Data for an Interleave factor of: (Hex)			
	1	2	3	4
00	00	00	00	00
01	00	00	00	00
02	80	00	00	00
03	01	09	06	0D
04	00	80	00	00
05	02	01	0C	09
06	00	00	80	00
07	03	0A	01	05
08	80	00	00	80
09	04	02	07	01
0A	00	00	00	00
0B	05	0B	0D	0E
0C	00	00	00	00
0D	06	03	02	0A
0E	00	00	00	00
0F	07	0C	08	06
10	00	80	00	00
11	08	04	0E	02
12	00	00	00	00
13	09	0D	03	0F
14	00	00	00	00
15	0A	05	09	0B
16	00	00	00	00
17	0B	0E	0F	07
18	00	00	80	00
19	0C	06	04	03
1A	00	00	00	00
1B	0D	0F	0A	10
1C	00	00	00	00
1D	0E	07	20	0C
1E	00	00	00	00
1F	0F	10	05	08
20	00	00	00	80
21	10	08	0B	04
All	XX	XX	XX	XX
Rest	XX	XX	XX	XX

These numbers can be from 00 to 10 (hex), or 17 sectors per track or any number that the host wishes to specify that meets the drive track capacity. Bad block marks are shown for sector numbers 1 and 4 in all four interleave factors illustrated. The other requirement of the host is to provide the logical sector number. Using this scheme, sectors can be recorded in any interleave factor desired. Byte four of the command block then specifies the number of sectors to be formatted per track. Also the host is free to choose marking individual sectors or entire tracks bad. At the end of a track format, the host can re-issue the command, for formatting the track across head boundaries as shown below:

Table 5-8: Interleaving Across Head Boundaries

00	01	02	03	04		0E	0F	10
10	00	01	02	03		0D	0E	0F
0F	10	00	01	02		0C	0D	0E
0E	0F	10	00	01		0B	0C	0D

Using the above spiral format approach, the HDC has approximately 1 mS for any processing overhead required. This 1 mS loss in the 1:1 performance across head boundaries, assuming a disk rotational speed of 3600 r.p.m. is reasonable. Across cylinder boundaries, the 1:1 interleave factor cannot be maintained because of the step rates involved. To format the entire disk using the Format Track command the host must update the buffer, if desired, and re-issue the command every track formatted. This is not really a major advantage since the host driver routines can easily re-issue the command in a loop until the entire disk is formatted. This gives the host total flexibility to format the drive using any clever algorithms for formats across head and cylinder boundaries instead of a canned approach.

Physical Track Format

The data fields are filled with FF hex, and the ECC is generated as specified by the related coding options. The Gap 3 value is determined by the drive motor speed variation, data sector length, and the interleave factor. The interleave factor is only important when 1:1 interleave is used. The formula for determining the minimum Gap 3 is:

$$\text{Gap 3} = 2 \times M \times S + K + E + V$$

M = motor speed variation (e.g. .01 for +/- 1%)

S = sector length in bytes

K = 18 for an interleave factor of 1

E = 2 if ECC is enabled

V = number of overhead bytes required for the HDC between sectors

= 9 (for an interleave factor of 1)

To maximize data read back efficiency and maintain the interleave factor of one, as closely as possible, it is required that the physical sector numbers be offset by a sector from track to track, (see table) so that the HDC has a sector length available for overhead to switch heads while on the same cylinder.

Read Drive (Class 0, Opcode 8)

Action

Read the specified number of consecutive sectors beginning with the specified sector in the command block to the host computer. If ECC is enabled, ECC bytes are recomputed by the HDC. After the data is transferred to the host, the recorded ECC bytes are compared to the generated bytes to generate the syndrome bytes. If the syndrome is non-zero, errors have occurred. Error correction is invoked by the HDC if two consecutive syndromes match, otherwise a maximum of 8 retries are attempted by the HDC.

Possible Error Codes

No error, invalid command, invalid sector address, invalid LUN, IDNF error, bad block mark, address mark not found, uncorrectable data error, write fault, drive not ready, seek in progress, DMA error.

Write Drive (Class 0, Opcode A)

Action

The Write Sector command is used to write the specified number of sectors of data from the host computer to the disk, beginning with the specified logical address in the command block. The write operation is identical to the read, except for error handling and reading the host status.

Possible Error Codes

No error, invalid command, invalid sector address, invalid LUN, drive not ready, IDNF error, bad block mark, write fault, seek in progress, DMA error.

Seek (Class 0, Opcode B)

Action

The Seek command positions the R/W head to the cylinder contained in the logical address. No ID field is read to verify start or end position. Seek It is primarily used to move the R/W head to the Shipping zone for transportation of the hard disk.

Possible Error Codes

No error, invalid command, invalid sector address, invalid LUN, drive not ready, write fault, DMA error.

Set Drive Parameters (Class 0, Opcode C)

Action

This command points to a 6 byte block of memory, specified by bytes 6 and 7 of the command block, that sets the following parameters for both of the hard disk drives (logical units 0 and 1):

Table 5-9. Set Drive Parameters

D7	D6	D5	D4	D3	D2	D1	D0
User Options				Step Rate			
0	Num. of Heads			CYL. Nums. MSN			
Number of Cylinders LSB							
Precompensation Cylinder / 16							
Reduce Write Current Cylinder / 16							
Number of Sector per Track							

If the above command is not executed after power up or every reset, the HDC will assume the following default parameters:

- 306. = Number of cylinders (131 hex)
- 4 = Number of heads
- 128. = Starting write precompensation cylinder
- 128. = Reduce write current cylinder
- 3 mS = Step rate
- 5 = Maximum length of an error bust to be corrected
- 17. = Number of sectors per track
- 8. = Retries & ECC enable

The acceptable range of values for these parameters are as follows:

- 0 – 2047. Number of cylinders
- 0 – 7 Number of heads
- 0 – 255 Sector Numbers
- 0 – 1023. Starting write precompensation cylinder
- 5 / 11. Maximum length of error burst to be corrected
- 0 / 8 Retries

If one of the parameters is out of range, then an "invalid command" error code is generated by the HDC. Bytes 2 and 5 of table are self explanatory and will not be discussed any further.

User Options

This four bit field can be used to specify options as indicated below:

Bit 7 = 0 5 bit correction span (default value)
 = 1 11 bit correction span

Bit 6 = 0 Retries & ECC enabled (default value)
 = 1 Retries & ECC disabled

Bit 5 = 0 Not Used

Bit 4 = 0 Not Used

Step Rate

Step Rate 14 = 11.1 usec
 Step Rate 15 = 30 usec
 All Others = 3 msec

Possible Error Codes

No error, invalid command, DMA error.

Initialize Unit 1 (Opcode CC)

Action

This command with initialize or set drive parameters of unit 1 only. This allows for the HDC to support two different drive types at the same time. The action of this command is identical to the action of the 'Set Drive Parameter' command noted above except that it will effect only unit 1. For command details see section 6.2.9.

Change Command Block (Class 0, Opcode F)

Action

The Change Command Block is used to move the location of the command block from the default on power up to a new location. Bytes 6 and 7 of the command block are used as indirect address pointers for the beginning of a 7 byte block of memory organized as follows:

Table 5-10. Change Command Block Address

D7	D6	D5	D4	D3	D2	D1	D0
0							0
A23							A16
A15							A08
A07							0

Since the host R/W bit, and address bits A23-A17, form the data byte for the host LD2- counter, the DMA high and middle order address bytes are shifted right 1 bit position before being used. Since a copy of the previous address is not maintained, the command status is returned to the new address location specified and not the old one.

Possible Error Codes

No error, invalid command, DMA error.

Read Long (Class 7, Opcode 5)

Action

Similar to Read Sector except the ECC operation producing the syndrome is inhibited in the HDC. Instead the HDC copies the recorded CHECK bytes from the disk and passes them unaltered to the host. This command is useful in debugging and verifying the ECC hardware and software. To do this first write normally, and then READLONG. The data or the check bits may now be altered by the host and written to the disk using the WRITELONG command. If a READ command were issued, then the HDC should invoke error correction on the data field and correct it as long as the error induced is within the correction capability of the ECC polynomial.

Because there is no storage register on board, this command is implemented only for diagnostic purposes. Also note that the 4 extra checkbytes are to be accessed directly to the host. Hence the diagnostic tester used is required to support a 516 byte block transfer instead of the standard 512 byte block transfer supported by the Amiga system.

Possible Error Codes

No error, invalid command, invalid sector address, invalid LUN, IDNF error, bad block mark, address mark not found, write fault, drive not ready, seek not complete, DMA error.

Write Long (Class 7, Opcode 6)

Action

The Write Long command functions similarly to the Write Sector command except the ECC operation of computing the ECC word is inhibited in the HDC. Instead, the HDC accepts a 32 bit appendage from the host and passes it unaltered to the DJC to be written on the disk after the data. This command is useful for diagnostic purposes only. It allows the generation of a sector containing a correctable ECC error. See the Read Long command description for operation details and system requirements.

Possible Error Codes

No error, invalid commands, invalid sector address, invalid LUN, IDNF error, bad block mark, write fault, seek not complete, drive not ready, DMA error.