https://semiengineering.com/ais-impact-on-engineering-jobs-may-be-different-than-initial-projections/ [semi_logo] [ ]Submit Subscribe * Home * Systems & Design * Low Power - High Performance * Manufacturing, Packaging & Materials * Test, Measurement & Analytics * Auto, Security & Enabling Technologies * Special Reports * Business & Startups * Jobs * Knowledge Center * Technical Papers + Home'; + AI/ML/DL + Architectures + Automotive/ Aerospace + Communication/Data Movement + Design & Verification + Lithography + Manufacturing + Materials + Memory + Optoelectronics / Photonics + Packaging + Power & Performance + Quantum + Security + Test, Measurement, Analytics tech papers + Transistors + Z-End Applications * Events & Webinars + Events + Webinars * Videos & Research + Videos + Industry Research * Newsletters & Store + Newsletters + Store * MENU + Home + Special Reports + Systems & Design + Low Power-High Performance + Manufacturing, Packaging & Materials + Test, Measurement & Analytics + Auto, Security & Enabling Technologies + Knowledge Center + Videos + Startup Corner + Business & Startups + Jobs + Technical Papers + Events + Webinars + Industry Research + Newsletters + Store + Special Reports Home > Systems & Design > AI's Impact On Engineering Jobs May Be Different Than Expected Systems & Design AI's Impact On Engineering Jobs May Be Different Than Expected Workflows and the addition of new capabilities are happening much faster than with previous technologies, and new grads may be vital in that transition. January 29th, 2026 - By: Liz Allan popularity Key Takeaways: 1. AI is expected to eliminate many repetitive, entry-level tasks, but that may allow engineering students trained on the latest tools to start in more senior positions. 2. AI is a force multiplier. It can accelerate the learning curve for junior engineers. 3. While AI is very good at solving multi-dimensional problems, domain expertise, critical thinking, and sanity checks will remain essential. --------------------------------------------------------------------- AI is almost certain to eliminate many entry-level jobs in chip design by automating repetitive and data-intensive tasks, but there is a corresponding expectation that today's engineering students will be trained using these tools so they can enter the workforce higher up the ladder. Many engineers liken the current era to the Industrial Revolution, which replaced hand tools, or the advent of automobiles replacing horses. An ongoing talent shortage requires more efficient use of engineers, and AI can help. But it's unclear how widespread or deep the disruptions will be. There are two schools of thought about its impact. "One angle is, I have an established workflow, and I need people who can ask, 'What in this workflow could be enhanced and/or replaced by an AI?'" said Alexander Petr, senior director at Keysight EDA. "Another group of people needs to say, 'What if we throw out the whole workflow and retool the whole thing?' Both have merits. Wherever you go, everything you look at has a certain amount of culture and meaning. People are so accustomed to doing things a certain way that it's hard to break out. That explains why you have this group that says, 'Let's use AI to enhance,' and you get questions like, 'Can AI substitute for four people I don't have?' Basically, the AI is asked to do the same job as the engineers. The AI is asked to think the same way as the engineers, and it's asked to create the same output as those engineers. That makes it much harder to achieve than potentially going with the second group, which says, 'What if I don't do it the same way as the engineers do? What if I try to re-engineer the problem and I use the AI to the point where it's more capable of looking at a high-dimensional problem beyond what humans are able to do? And what if I take the next step in automation and use AI to automate it?'" Others point to two types of seniority, with one more easily replaced than the other. "One is a senior engineer who understands lots of the problems from the very bottom to the upper level, which means knowing how to use the tools," observed Kexun Zhang, head of research at ChipAgents. "The other type has experience about the bigger picture, about how a project is organized, and that kind of experience is gained from years of being in the field, of working together, of succeeding and failing. The first type of seniority, which is about familiarity with a lot of bottom-level tools, is not the most important thing. In computer science (CS) and electronic engineering (EE), we've seen lots of generations of tools being invented, and usually the next generation of tools is at a higher level of abstraction than the previous level of tools. When the higher abstraction tool is mature and is fully adopted, even in schools, people don't really need to know that much detail about the lower level of abstraction. That is true for EE. That is true for CS." Existing tools at a lower level of abstraction may not be needed for an engineer's education, but there is still value in becoming proficient on those tools. "Of course, we still need people to know all these different levels of abstraction, but we don't need that many junior engineers to go deep into the abstraction," Zhang said. "They just need to be at the right level, and still, they can work on the same things and gain experience. They can still become senior engineers." This solves the problem of how engineers gain expertise if AI takes many of today's junior jobs. "This is a topic of conversation with me and my friends, and basically our whole company about recent grads," said Daniel Rose, founding AI engineer at ChipAgents. "There are a lot of people who have been PhD, Master's, or undergrad students, and all of us are using these amazing advancements of AI to help us code more efficiently and help impact the industry. Otherwise, we would have to spend 10 years to develop to a senior position. AI is helping us impact industries much more quickly." In fact, mid-level engineers may find the AI-driven job shift the hardest. "Entry-level engineers will be very used to using AI tools, and they are on the learning curve where they understand aspects of it," said Nandan Nayampally, chief commercial officer at Baya Systems . "There are senior members who understand a lot more, and have more experience from a system perspective, design flow perspective, and domain expertise perspective, and who have a much bigger understanding of context. There is a section in between that will find using AI a bit challenging. What AI does is move them effectively and faster up that cycle of understanding. AI may be the tools that are needed for gaining that expertise. It's finally a tool. How you use it best is up to you." Nvidia CEO Jensen Huang has repeatedly said, "You're not going to lose your job to AI -- you're going to lose your job to somebody who uses AI.'" And if industry pundits are correct, electrical engineers using AI will replace electrical engineers not using it. "It's just another tool that's been added to the toolbox to create and allow things to happen," said Marc Swinnen, director of product marketing at Synopsys. "If you don't keep up with that, you will not be able to do leading-edge design. For instance, there will always be a place -- and there still is to this day -- for manual analog design. It's not like one completely makes the other extinct. But the bulk of the market moves to the new paradigm." Some jobs will be taken by automation and robots, but new technology also will create more jobs, as it did with the advent of the internet. "I'm optimistic about that, but compared to something like the Industrial Revolution, the only thing I'm worried is the pace is much higher now," said Ransalu Senanayake, assistant professor in the School of Computing and Augmented Intelligence at Arizona State University, and director of the Laboratory for Learning Evaluation and Naturalization of Systems (LENS Lab). "In the Industrial Revolution, we had pretty much a generation to adapt through this drift. But language models are improving every week, and the same thing with robots, so people need to adapt very quickly. Considering human limitations, I don't know if that is a possibility." CS/EE/ECE job market trends As AI picks up steam, exactly which tasks electrical engineers will do is unclear today. The loss of some jobs along the way is inevitable. But given the industry's worsening talent shortage, it all may shake out in the end. "I can't solve Schrodinger's equation and I don't know how to crawl around on my hands and knees and lay out a chip with masking tape on a floor, but there absolutely is a set of skills that will no longer be required to do chip design," said Matthew Graham, senior group director, verification software product management at Cadence. "What skills will be required is still TBD in an AI-driven future, in the same way that in the 1920s and 1930s, to be able to drive a car you needed to understand things like spark advance, and you needed to know how to be able to refill the radiator halfway through your trip. Most people who drive cars now couldn't find the radiator cap if they were paid to, and that's fine. We haven't devolved as a society. We've evolved. The solution has evolved to the point where you don't need to know how to do that. That 1920s car driver couldn't figure out how to use Apple CarPlay. We've just migrated the skills. The same thing will happen in chip design with AI. We will migrate the skills." [Screenshot-2026-01-28-at-11] Fig. 1: AI-driven chip design inflection point. Source: Cadence Fundamentally, AI is designed to boost human productivity and help tackle design complexity. "In this vein, it will accelerate products going to market," said Anand Thiruvengadam, product management senior director at Synopsys. "Given the significant talent shortage in the semiconductor industry, AI is more likely to help address the productivity bottlenecks than replace human engineers." According to Thiruvengadam, trends in the job market include: * Automation of routine tasks: AI tools are increasingly capable of handling routine, repetitive, and lower-complexity coding and design tasks. Examples include generating simple code snippets, automating layout design, or creating basic graphics. * Job market shifts: Some entry-level positions may be redefined or merged as organizations adopt AI-powered tools that can accomplish the basics more efficiently. * Evolving skill requirements: Universities and training programs are adapting curricula to include AI literacy, tool proficiency, and higher-level problem-solving skills. Graduates are increasingly expected to know how to leverage AI tools to enhance productivity and focus on more complex, strategic work. * Higher-level entry points: As AI tools handle basic tasks, new graduates may be able to start at a higher level, working on more advanced projects sooner than before. The focus shifts from manual execution to oversight, tool management, and creative problem-solving. * Human skills remain vital: Skills such as critical thinking, collaboration, innovation, and domain-specific expertise are not easily automated and will continue to be in demand. Agentic AI to train people faster As EDA evolves, natural language AI agents and mixture of experts (MoE) machine learning architectures can be trained on a company's data to help senior engineers work more efficiently, and to move new recruits up the ladder faster by serving as a teaching aide. "The real value of AI is to have a system that can capture the knowledge and experience of a human and replicate that task as an expert," said David Fritz, vice-president of hybrid-physical and virtual systems, automotive and mil-aero, at Siemens EDA. "We're seeing that in medicine and in a lot of things. It's coming to engineering, and it's not going to be overnight. It's going to take time, because putting the knowledge of a group of experts into an artificial intelligence system that is tasked with producing the same quality results is very difficult to verify, time-consuming, and expensive to do the training and the verification." Fritz believes that eventually, some software design, hardware design, and system design will be replaced by AI. His recommendation for electrical engineers: "Get up to speed on AI." Further, agentic AI tools can serve as an assistant, like an intern or a fresh grad. "The workforce that's going to come into the industry is going to be much more trained," said Sathishkumar Balasubramanian, head of products at Siemens EDA. "I don't need to waste experienced engineers to train that new person. He'll be able to learn on his own. He'll be able to understand how someone else has done the work in a much easier way, like having a professor." That would amount to a foundational shift for engineers. "The era of passive software is over, where I just throw you software and your manual, you have a set of scripts you run, then you go," said Balasubramanian. "You first understand how to operate the tool, then you understand how to script it, how to do it, import your data, and do all the stuff you need for analysis. Then you learn it, and do your real project. You still keep learning the tool, rather than solving your real problem, which is making better designs." Natural language makes learning easier than wading through manuals. "Like ChatGPT 5, you can interact with it all the time, and then it can help you with setup," said Balasubramanian. "It can help you with analysis, debug, and it can even ask you questions. You can ask questions like how to solve this problem." At the same time, many are cautious when it comes to agentic AI and large language models. "They are not a general salve, and there's always scope for hallucination with today's AI technology, so you always have somebody that has to do a bit of a tire kick on what's being produced," said Andy Nightingale, vice president of product management and marketing at Arteris. "As things progress, the need for that becomes less and less, because the people who are building the AI technology are teaching it how to work for longer without hallucinating, or at least to double-check itself. That's not the case today, but it certainly will be tomorrow. The amount of engineering expertise can be reduced, but there still needs to be that sanity check in the loop somewhere. It may be that for the person who specified the functionality in the first instance, it's enough for them to say, 'Is this thing -- I don't know how it does it -- but is it actually doing what I expect it to do?' You might have a mathematician who knows what the thing is supposed to be doing, and they don't necessarily know how to code up the FPGA, for example. But they'll know that the results they've been given are correct or not." Conclusion If AI can enable engineers to spend more time on creative problem-solving, it almost certainly will improve overall job satisfaction and morale. "They're seeing this already in the software industry," said Cadence's Graham. "It will no doubt trickle into verification and design, and so on. It was simply about, 'I'm happier, I feel more in the flow, I feel less interrupted by minutiae and repetitive tasks, and I'm able to focus more engineering energy on creative problem solving, and the areas where I can truly give value.' This is where the human in the loop will absolutely provide the value." Related Articles Even With AI Inroads, Human Chip Designers Still Essential Engineers are still needed at key points throughout the design pipeline. The Limits Of AI's Role In EDA Tools AI is a set of algorithms capable of solving problems. But how relevant are they to the tasks that EDA performs? How AI Will Impact Chip Design And Designers How AI is reshaping EDA, and how it will help chipmakers to focus on domain-specific solutions. Best Options For Using AI In Chip Design Narrowly defined verticals offer the best opportunities for AI. Plus, what will the impact be on junior engineers? AI's Value In Chip Design Depends On Data Availability AI can help engineers do their jobs better, but results can vary greatly by area of expertise and company size. Tags: agentic AI AI AI design Arizona State University Arteris Baya Systems Cadence ChipAgents engineering jobs GenAI Keysight Mentor Siemens EDA Synopsys workforce Liz Allan (all posts) Liz Allan is managing editor at Semiconductor Engineering. Leave a Reply Cancel reply [ ] [ ] [ ] [ ] [ ] [ ] [ ] Comment * [ ] Name*[ ] (Note: This name will be displayed publicly) Email*[ ] (This will not be displayed publicly) [Post Comment] [ ] [ ] [ ] [ ] [ ] [ ] [ ] D[ ] Technical Papers * Impact Of The Film Transfer And Grain Size On The Cu-barrier Properties Of 2D WS2 Films (NUS et al.) January 29, 2026 by Technical Paper Link * Autonomous Driving: Motion Planner Executed on Automotive-Grade Embedded HW (TU Munich) January 28, 2026 by Technical Paper Link * Ultra-low-bit LLM Inference Allows AI-PC CPUs And Discrete Client GPUs To Approach High-end GPU-Level (Intel) January 28, 2026 by Technical Paper Link * Semiconductor Supply Chain Security Using Side-Channel Power Measurements and Generative Adversarial Networks (Cornell) January 26, 2026 by Technical Paper Link * MFMIS FeTFETs For Energy-Efficient, Scalable CIM Hardware Accelerators (Seoul National University) January 26, 2026 by Technical Paper Link Knowledge Centers Entities, people and technologies explored Learn More Related Articles Chip Industry Startup Funding: Q3 2025 Blowout quarter for AI and quantum; 75 companies raise $6 billion. by Jesse Allen Chip Industry Week in Review Geopolitical hijinks: export controls, rare earths, and blacklists; SEMICON West announcement blitz; Intel readies 18A; AMD-OpenAI 6 GW deal; new 300mm GaN program; fab spending and EDA reports; acquisitions. by The SE Staff Startup Funding: Q4 2025 More and bigger funding rounds for AI chips and AI for making chips; 75 companies raise $3 billion. by Jesse Allen Annual Global IC Fabs And Facilities Report Companies and governments invested heavily in onshoring fabs and facilities over the past 12 months as tariffs threatened to upset the global supply chain. by Liz Allan HBM Leads The Way To Defect-Free Bumps Bump scaling is pushing defect inspection to the limit. What comes next and why it matters. by Laura Peters AI Bubble Or Boom? GenAI value is creating a huge TAM and revenues are ramping at historically fast rates. by Geoff Tate AI's Impact On Engineering Jobs May Be Different Than Expected Workflows and the addition of new capabilities are happening much faster than with previous technologies, and new grads may be vital in that transition. by Liz Allan Chip Industry Week in Review OpenAI DRAM capacity deals in Korea; $4.4B IC equipment merger; Taiwan rebuffs US' 50-50 split offer; EU Chips Act revision; Meta buys RISC-V startup; foundry report; imec transition; NIST disses DeepSeek; China's litho overblown; H-1B weighted system. by The SE Staff * Sponsors [Siemens-lo] [se_sp_cade] [se_sp_syno] [01_Keysigh] [01_movellu] [Arteris] [axiomise-f] [BayaSystem] [ChipAgents] * * [INS::INS] Advertise with us * [INS::INS] Advertise with us * [INS::INS] Advertise with us * Newsletter Signup Popular Tags 2.5D 5G advanced packaging AI AMD ANSYS Apple Applied Materials ARM Arteris automotive business Cadence chiplets EDA eSilicon EUV GlobalFoundries Google IBM imec Infineon Intel IoT IP Keysight Lam Research machine learning memory Mentor Mentor Graphics MIT Nvidia NXP Qualcomm Rambus Samsung security SEMI Siemens Siemens EDA Synopsys test TSMC verification Recent Comments * SF Fiber Techs on Oxides Bring Low Leakage Transistors To Leading-Edge Memories * humic on Addressing Critical Tradeoffs In NPU Design * Mikko Utriainen, Chipmetrics on Metrology Digs Deep To Produce Next-Generation 3D NAND * Raymond Doerr on Wafer Bonding Mechanisms Using SiCN Films For Hybrid Bonding Applications In 3D Integration * Hoyong Lee on Chiplets Vs. Soft IP: Different In Almost Every Way * Nano Banana AI on Blog Review: Dec. 17 * JS Paek on Thermal Management In 3D-IC: Modeling Hotspots, Materials, & Cooling Strategies * Larry K on Chiplets Vs. Soft IP: Different In Almost Every Way * Seceon.Inc on Resilient And Optimized GenAI Systems * Linda Christensen on AI With Open And Scaled Data Sharing in IC Manufacturing (NIST) * komputer on AI With Open And Scaled Data Sharing in IC Manufacturing (NIST) * Sree on The Thermal Trap: How Dielectrics Limit Device Performance * David Muncier on China GenAI: Who Will Fill The Vacuum? * acp on Is There Still a Future for Hard Disk Drives? * Carlos Borer on Legacy Process Nodes Going Strong * Raj Sodhi on AI Meets Device Modeling: Transforming Compact Modeling With Machine Learning * Jaynarayan Tudu on Semiconductor Test Faces Technology Shifts In The AI Era * Mihai Buta on Why In-Memory Computation Is So Important For Edge AI * Silver Luis on The Competitive Advantage Of SRAM PUF Technology * Gretchen Patti on Advanced Packaging: A Key Technology For The Next Generation Of Electronics * Ev roach on AI Bubble Or Boom? * Kathleen Murphy-Weber on Chip Industry Week in Review * Raz on Multi-Die Verification * Paul C on Scaling Memory With Molybdenum * JWS on Scaling Memory With Molybdenum * Klein miller on Electrifying Everything: Power Moves Toward ICs * Team at Rise Design Automation on What Does Semiconductor Disruption Look Like? * masa mizuno on Physics Limits Interposer Line Lengths * Lou Covey on What Does Semiconductor Disruption Look Like? * Ricardo Shiroma on Complex Mix Of Processors At The Edge * Cor on Glass Substrates Gain Momentum * Daya Young on New Antennas And Advanced ICs Needed For 6G * Subramanian Srikanteswara Iyer on Manufacturing At The Limits * Doug La Tulipe on Coloring Optical Signals For More Bandwidth In Data Centers * WH on The Hidden Cost Of Contact Resistance * Raymond Doerr on Metrology Under Pressure: Detecting Defects in Fine-Pitch Hybrid Bonding * Raymond Doerr on Manufacturing At The Limits * Mallikarjun on The Evolution of DRAM * Klein Miller on Democratizing Design: How The CHIPS Act Is Reshaping EDA And Semiconductor Innovation * Klein Miller on Lessons From 30 Years In The Trenches On The Future Of Semiconductor Manufacturing * Jonathan Kolber on Preparing For The Quantum Computing Age * Pramod Gupta on Challenges In Stacking HBM * Madeline Lueilwitz on Reconfigurable Single-Walled CNT FeFET (Univ. of Pennsylvania, Yonsei et al.) * Anne Meixner on Need For KGD Drives Singulated Die Screening * Capt kirk on Designing A Better Clock Network * Alex Martin on AI Effort And Money Misplaced * Hamilton Carter on AI Effort And Money Misplaced * Ilmu Komunikasi on Reconfigurable Single-Walled CNT FeFET (Univ. of Pennsylvania, Yonsei et al.) * Giovanni Lostumbo on Will New Processor Architectures Raise Energy Efficiency? * Brendon Berg on ESD Guns, Transients And Testing...Oh My! * GD on All About Interconnects * Raimo on Crisis Ahead: Power Consumption In AI Data Centers * Fred Chen on Laser-Focused Results: Improving EUV Line Edge Roughness With Ion Beam Etching * Fred Chen on Many Options For EUV Photoresists, No Clear Winner * Amba Prasad on Advanced Packaging Fundamentals for Semiconductor Engineers: eBook * Shakir Ullah on The Race To Replace Silicon * Hwaiyu Geng, P.E. on Accelerating Semiconductor Process Development Using Virtual Design Of Experiments * Larry Gus Christiansen on Reducing Risk In The Semiconductor Supply Chain * Vikas Sharma on RTL Signoff vs. Functional Signoff: What's The Difference? * Simone on Crisis Ahead: Power Consumption In AI Data Centers * Ron Lavallee on Can Today's Processor Architectures Be More Efficient? * Rashid on Can Today's Processor Architectures Be More Efficient? * Joseph Fjelstad on When Can I Buy A Chiplet? * Craig Lytle on Can Today's Processor Architectures Be More Efficient? * Partha Thirumalai on Cognichip: Using AI To Speed Complex Chip Design * Gopal raju on Advanced Packaging Fundamentals for Semiconductor Engineers: eBook * Lawrence Kushner on Democratizing Design: How The CHIPS Act Is Reshaping EDA And Semiconductor Innovation * Ken Rygler on Disruptive Changes Ahead For Photomasks? * Jan Hoppe on Need For KGD Drives Singulated Die Screening * B.S. DeepakSubramanyan on HBM Roadmap: Next-Gen High-Bandwidth Memory Architectures (KAIST's TERALAB) * Dr. Subhash L. Shinde , Booz Allen, Ex. Univ. of Notre Dame, Ex. Sandia National Labs., Ex. IBM. on The Race To Glass Substrates * Traian MUNTEAN (Honorary Professor) on A Balanced Approach To Verification * Amba Prasad on HBM Roadmap: Next-Gen High-Bandwidth Memory Architectures (KAIST's TERALAB) * sam on HBM Roadmap: Next-Gen High-Bandwidth Memory Architectures (KAIST's TERALAB) * Lentz on Agentic AI In Chip Design * adam on RISC-V's Increasing Influence * Jon Taylor on RISC-V's Increasing Influence * Roi Mit on The DAC Valuation * Janis Robin Schamberger on Chip Industry Week in Review * Rashid Kukkady on New Data Center Protocols Tackle AI * Peter Bennet on The DAC Valuation * Dan Ganousis on Optimizing Data Movement * DFTguy on Revolutionizing Semiconductor Development With GPU-Enhanced Atomistic Modeling * 1945x on Laser-Focused Results: Improving EUV Line Edge Roughness With Ion Beam Etching * Jason Kennerly on Many Options For EUV Photoresists, No Clear Winner * Marc Swinnen on Development Flows For Chiplets * Warren Savage on Development Flows For Chiplets * N. L. Kamaruzzaman on Security Risks Mount For Aerospace, Defense Applications * IT on Three-Way Race To 3D-ICs * Marzieh SalarRahimi on Advanced Packaging Fundamentals for Semiconductor Engineers: eBook * Harry Foster on Tape-Out Failures Are The Tip Of The Iceberg * Brian Bailey on Tape-Out Failures Are The Tip Of The Iceberg * Purple music on Tape-Out Failures Are The Tip Of The Iceberg * Messika on Tape-Out Failures Are The Tip Of The Iceberg * Al on Tape-Out Failures Are The Tip Of The Iceberg * Svetlana Morozova on GPU Analysis Identifying Performance Bottlenecks That Cause Throughput Plateaus In Large-Batch Inference * universitywafer on Advancements In Silicon Device Technology And Design Driving New SLM Monitor Categories * Dr. Dev Gupta on Packaging With Fewer People And Better Results * Michael Current on Advanced Packaging Fundamentals for Semiconductor Engineers: eBook * Jack G on 3D-IC For The Masses * Marc Greenberg on Implementing AI Activation Functions * Dr. D. on Big Changes Ahead For Interposers And Substrates * Dante on GPU Or ASIC For LLM Scale-Up? * Gretchen Patti on What Exactly Are Chiplets And Heterogeneous Integration? * Rob McCance on The Seven Pillars Of IC Package Physical Design * Lullaby on Times Are Changing For EDA * RF on Many Options For EUV Photoresists, No Clear Winner * ETechBuy on Experimental Characterization Results and State-of-the-Art Device-Level Studies of DRAM Read Disturbance * Fred Chen on Many Options For EUV Photoresists, No Clear Winner * Chris McMahon (Director FA @ Broadcom) on Failure To Launch * Alex Martin on Chiplets: A Technology, Not A Market * Mark Nakamoto on What Exactly Is Multi-Physics? * Andrew on Lines Blurring Between Supercomputing And HPC * Jung Yoon on EUV's Future Looks Even Brighter * Rishi Bhooshan on Signal Integrity Plays Increasingly Critical Role In Chiplet Design * Mark Nesselhaus on Non-Traditional Design of Dynamic Logic Gates and Circuits with FDSOI FETs * Fabio R. Pereira on Digital IC Bring-Up With A Bench-Top Environment * Schwaja on Chiplets: Where Are We Today? * Andrew Johnston on Strain, Stress In Advanced Packages Drives New Design Approaches * Paul Egan on What's Missing From Predictions Marketplace T Impact Of The Film Transfer And ... Technical Paper Link How The EDA Industry Will Evolve... Niels Fache [se_logo_bl] About * About us * Contact us * Advertising on SemiEng * Newsletter SignUp Navigation * Homepage * Special Reports * Systems & Design * Low Power-High Perf * Manufacturing, Packaging & Materials * Test, Measurement & Analytics * Auto, Security & Enabling Technologies * Videos * Jobs * Technical Papers * Events * Webinars * Knowledge Centers * Industry Research * Business & Startups * Newsletters * Store Connect With Us * Facebook * Twitter @semiEngineering * LinkedIn * YouTube Copyright (c)2013-2026 SMG | Terms of Service | Privacy Policy This site uses cookies. By continuing to use our website, you consent to our Cookies Policy ACCEPT Manage consent Close Privacy Overview This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website. We also use third-party cookies that help us analyze and understand how you use this website. We do not sell any personal information. By continuing to use our website, you consent to our Privacy Policy. If you access other websites using the links provided, please be aware they may have their own privacy policies, and we do not accept any responsibility or liability for these policies or for any personal data which may be collected through these sites. Please check these policies before you submit any personal information to these sites. Necessary [*] Necessary Always Enabled Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information. Non-necessary [*] Non-necessary Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website. SAVE & ACCEPT Quantcast