https://semiengineering.com/speeding-up-computational-lithography-with-the-power-and-parallelism-of-gpus/ [semi_logo] [ ]Submit Subscribe * Home * Systems & Design * Low Power - High Performance * Manufacturing, Packaging & Materials * Test, Measurement & Analytics * Auto, Security & Pervasive Computing * Special Reports * Business & Startups * Jobs * Knowledge Center * Technical Papers + Home'; + AI/ML/DL + Architectures + Automotive/ Aerospace + Communication/Data Movement + Design & Verification + Lithography + Manufacturing + Materials + Memory + Optoelectronics / Photonics + Packaging + Power & Performance + Quantum + Security + Test, Measurement & Analytics + Transistors + Z-End Applications * Events & Webinars + Events + Webinars * Videos & Research + Videos + Industry Research * Newsletters & Store + Newsletters + Store * MENU + Home + Special Reports + Systems & Design + Low Power-High Performance + Manufacturing, Packaging & Materials + Test, Measurement & Analytics + Auto, Security & Pervasive Computing + Knowledge Center + Videos + Startup Corner + Business & Startups + Jobs + Technical Papers + Events + Webinars + Industry Research + Newsletters + Store + Special Reports Home > Manufacturing, Packaging & Materials > Speeding Up Computational Lithography With The Power And Parallelism Of GPUs Manufacturing, Packaging & Materials SPONSOR BLOG Speeding Up Computational Lithography With The Power And Parallelism Of GPUs A new lithography library brings mask optimization operations to GPUs. February 20th, 2025 - By: Thuc Dam popularity There are so many challenges in producing modern semiconductor devices that it's amazing for the industry to pull it off at all. From the underlying physics to fabrication processes to the development flow, there is no shortage of tough issues to address. Some of the biggest arise in lithography for deep submicron chips. A recent post outlined the major trends in lithography and summarized a few challenges and emerging solutions. This post focuses on another key challenge--the dramatic rise in computing requirements for lithography--and discusses how graphical processing units (GPUs) can help to satisfy the demand. The source of the increased computing demand lies in compensating for image errors introduced during the lithographic process by diffraction or process effects, which takes longer with increasingly dense chip designs. If left uncorrected, the patterns etched on silicon will not precisely reproduce the shapes drawn by the designers. Corners may be rounded and line widths may be different than intended. The traditional way to handle this is with optical proximity correction (OPC), which adjusts edges and polygons to optimize the etched features and match the design intent as closely as possible. OPC requires nontrivial amounts of computation, but this is generally not a major concern since segment-based optimization enables parallel processing. The bigger issue is that OPC offers limited degrees of freedom in the complexity of the corrected shapes produced and the techniques used to correct them. In recent years, inverse lithography technology (ILT) has emerged as a more flexible approach. Patterns are converted into pixels so that pixel-based optimization techniques can be used. ILT can handle a much wider range of shapes and patterns, but it requires far more computational power than OPC. Parallel processing is employed extensively, but users report that a single ILT mask can consume more than 10K CPU cores for multiple days. [Synopsys_Speeding-Computational-Lithography-GPU-fig1] The demands of computational lithography continue to grow. Every new node means more polygons per mask, advanced processes require more masks, and the shapes used get ever more complex. Given that GPUs provide massive parallelism and have successfully accelerated several other steps in the chip development process, it is natural to wonder whether they can speed up computations for ILT. Users are clear about their desire: computation time of less than one day using reasonable resources. Recent collaborative work between NVIDIA, TSMC, and Synopsys has provided significant evidence that GPUs can help achieve this goal. This work has involved three main transformations of lithography code from CPUs to GPUs: * Some image-based operations were naturally suitable for GPU parallelization via direct rewrite, including FFT, convolutions, and image processing. These operations are shown in the green ovals in the figure below. * Algorithms recast from polygon/edge/point iteration to pixel-based computations, such as new model forms, pixel-based Booleans and sizing, and skeleton creation, were moved to a GPU-friendly domain. These algorithms are shown in blue ovals in the figure below. * Migration of non-GPU-friendly data structures such as polygon-based Booleans and interact, polygon-2-pixel algorithms for level set creation, and contouring were migrated to GPU code. This required significant research, innovation, and software engineering. These structures are shown in red ovals in the figure below. [Synopsys_Speeding-Computational-Lithography-GPU-fig2] In the past, improvements in CPU-based algorithms and compute server hardware provided 2-4X speedup for computational lithography. Initial experiments with GPUs in 2020 demonstrated speedup of 10X on ILT simulation functions. As shown in the figure above, subsequent work has found many additional computations, such as polygon and non-image-based operations, to be suitable for GPUs. Some of these operations are used for OPC as well as ILT, demonstrating that GPUs can speed up both types of mask optimizations. NVIDIA, TSMC, and Synopsys have also co-developed a new GPU lithography library for use in both OPC and ILT. This library features polygon and edge-based geometry algorithms, polygon rasterization, FFT, convolution, and more. Speedup as high as 40X over CPUs has been seen for some types of functions. The overall speedup from CPUs to GPUs in total runtimes for one ILT "recipe" accumulated over several templates was more than 15X. This takes a multi-day CPU run to under one day using fewer parallel machines. These results are a snapshot in time; computation lithography remains a very active domain for research, development, and deployment. Additional recipes, flows, and functions continue to be enabled for GPUs, AI machine learning (ML) is being increasingly applied, and more effective CPU+GPU co-optimization is advancing. All the latest results will be presented in a session on "Leveraging NIM and GPU Acceleration to Transform Chip Design with AI" at the NVIDIA GTC conference on Friday, March 21, in San Jose, California. Synopsys will also be exhibiting in Booth #222 from March 18 to March 21. Lithography experts will be attending to answer any questions. Tags: computational lithography GPU ILT inverse lithography technology optical proximity correction Synopsys Thuc Dam (all posts) Thuc Dam is a senior member of the technical staff at Synopsys. Leave a Reply Cancel reply [ ] [ ] [ ] [ ] [ ] [ ] [ ] Comment * [ ] Name*[ ] (Note: This name will be displayed publicly) Email*[ ] (This will not be displayed publicly) [Post Comment] [ ] [ ] [ ] [ ] [ ] [ ] [ ] D[ ] Technical Papers * Effects Of Reduced Refresh Latency On RowHammer Vulnerability Of DDR4 DRAM Chips March 4, 2025 by Technical Paper Link * Wafer-Level Test Infrastructure for Higher Parallel Wafer Level Testing of SoC March 3, 2025 by Technical Paper Link * Synthesis Of An Ultrathin Vanadium Dioxide Film On A Flexible Substrate, Preserving Film's Electrical Properties March 3, 2025 by Technical Paper Link * RISC-V High Performance Multicore and GPU SoC Platform For Safety Critical System March 3, 2025 by Technical Paper Link * 3D Stacked Device Architecture Enabled By BEOL-Compatible Transistors (Stanford et al.) February 26, 2025 by Technical Paper Link Knowledge Centers Entities, people and technologies explored Learn More Related Articles Shift Left Is The Tip Of The Iceberg A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created. by Brian Bailey NAND Flash Targets 1,000 Layers New techniques go beyond improved deposition and etching, but challenges stack up, too. by Bryon Moyer Testing For Thermal Issues Becomes More Difficult Chiplets, exotic materials, and heterogeneous integration are impacting test coverage. by Gregory Haley Impact of Extremely Low Temperatures On The 5nm SRAM Array Size and Performance by Technical Paper Link Auto Chip Aging Accelerates In Hot Climates New data shows significant reduction in lifespan and potential new security issues as global temperatures rise. by Ed Sperling Global IC Fabs And Facilities Report: 2024 Companies poured billions into fabs and facilities around the world as regions continue to build self-sufficiency and form hubs with friendly nations. by Liz Allan Is In-Memory Compute Still Alive? It hasn't achieved commercial success, but there is still plenty of development happening; analog IMC is getting a second chance. by Bryon Moyer Baby Steps Toward 3D DRAM Stacking layers means a complete architecture rethink. by Bryon Moyer * Sponsors [se_sp_ASE] [se_sp_umc] [Lam_Resear] [se_sp_brew] [se_sp_pro] [Amkor] [se_sp_syno] [ti] * [INS::INS] Advertise with us * [INS::INS] Advertise with us * [INS::INS] Advertise with us * Newsletter Signup Popular Tags 2.5D 5G advanced packaging AI ANSYS Apple Applied Materials ARM Arteris automotive business Cadence chiplets EDA eSilicon EUV finFETs GlobalFoundries Google IBM imec Infineon Intel IoT IP Keysight Lam Research machine learning memory Mentor Mentor Graphics MIT Nvidia NXP Qualcomm Rambus Samsung security SEMI Siemens Siemens EDA software Synopsys TSMC verification Recent Comments * Mark Nakamoto on What Exactly Is Multi-Physics? * Andrew on Lines Blurring Between Supercomputing And HPC * Jung Yoon on EUV's Future Looks Even Brighter * Rishi Bhooshan on Signal Integrity Plays Increasingly Critical Role In Chiplet Design * Mark Nesselhaus on Non-Traditional Design of Dynamic Logic Gates and Circuits with FDSOI FETs * Fabio R. Pereira on Digital IC Bring-Up With A Bench-Top Environment * Schwaja on Chiplets: Where Are We Today? * Andrew Johnston on Strain, Stress In Advanced Packages Drives New Design Approaches * Paul Egan on What's Missing From Predictions * Dr Dev Gupta on Innovations Driving The Advanced Packaging Roadmap: Part One * Kevin Cameron on The High But Often Unnecessary Cost Of Coherence * Riko Radojcic on Strain, Stress In Advanced Packages Drives New Design Approaches * Raymond Doerr on Navigating Increased Complexity In Advanced Packaging * Fred Chen on Key Technologies To Extend EUV To 14 Angstroms * Rob Pearson - RIT on Shortcutting Graduates' Path To Productivity In Manufacturing And Test * Fred Chen on Is In-Memory Compute Still Alive? * Jesse KO on Advanced Packaging Drives Test And Metrology Innovations * Kumar on Auto Chip Aging Accelerates In Hot Climates * Dinesh Kumar on Redefining XPU Memory For AI Data Centers Through Custom HBM4: Part 1 * Ted Wilson on Goal-Driven AI * Art Scott (Earth ICT, SPC) on Goal-Driven AI * Santanu on Rethinking Engineering Education In The U.S. * JOH-POYO on FOPLP Gains Traction in Advanced Semiconductor Packaging * Dr. Dev Gupta on One Chip Vs. Many Chiplets * Gregory Johnson on Analysis Of Multi-Chiplet Package Designs And Requirements For Production Test Simplification * Theodore Wilson on Shift Left Is The Tip Of The Iceberg * Sanil Shankar on Is PPA Relevant Today? * MIHAI BUTA on Managing The Huge Power Demands Of AI Everywhere * A Duck on Batteries Look Beyond Lithium * atharva on 2D Semiconductors Make Progress, But So Does Silicon * Allan Cox on Big Changes Ahead For Analog Design * S on Hardware Acceleration Approach for KAN Via Algorithm-Hardware Co-Design * AI Research Scientist on Hardware Acceleration Approach for KAN Via Algorithm-Hardware Co-Design * Paul Karazuba on A Buyers Guide To An NPU * Ramesh Sharma on How Die Dimensions Challenge Assembly Processes * Gan Future on Week In Review: Design, Low Power * Roseann Johnson on Transitioning To Photonics * Mohammedd Fahad on A Power-First Approach * Bhavana Dhene on Promises and Perils of Parallel Test * Lou Covey on New AI Processors Architectures Balance Speed With Efficiency * Liz Allan on Early STEM Education Key To Growing Future Chip Workforce * JML on Early STEM Education Key To Growing Future Chip Workforce * Henley on A Buyers Guide To An NPU * Joe L on Chip Industry Week in Review * Graham Allan on GDDR7: The Ideal Memory Solution In AI Inference * David Weary on Achieving Zero Defect Manufacturing Part 2: Finding Defect Sources * Russell Klein on Fantastical Creatures * Erik Jan Marinissen on 3.5D: The Great Compromise * Vakyu on Fantastical Creatures * Steve Hayden (Linkedin). on AI/ML's Role In Design And Test Expands * Lincoln B on Blog Review: Aug. 7 * Ravi on What's Next For Emulation * Laura Peters on Key Technologies To Extend EUV To 14 Angstroms * Tsumoru Shintake @ OIST on Key Technologies To Extend EUV To 14 Angstroms * Ev Roach on Will AI Disrupt EDA? * Dr David Serena on Electromigration Performance Of Fine-Line Cu Redistribution Layer (RDL) For HDFO Packaging * Jerome Poussin on Navigating the Metrology Maze For GAA FETs * Sampath on Can AI Write RTL? * David Leary on Heat-Related Issues Impact Reliability In Advanced IC Designs * AMA on Using Emulators For Power/Performance Tradeoffs * Dr. Dev Gupta on Intel Vs. Samsung Vs. TSMC * Kenny Hatton on Intel Vs. Samsung Vs. TSMC * Robert N. Blair on Intel Vs. Samsung Vs. TSMC * MrChippy on Glass Substrates Gain Foothold In Advanced Packages * Norbert on Enabling 2.5D/3D Multi-Die Package * Bill Gardner on Big Shift: Creating Automotive SW Without HW * Ron Lavallee on The Value Of Innovation * Tarhib IT Limited on Circuit Aging Becoming A Critical Consideration * Daniel B on U.S. Proposes Restrictions On Tech Investments In China * Dr Dev Gupta on Controlling Warpage In Advanced Packages * Tarhib IT Limited on Improving Redistribution Layers for Fan-out Packages And SiPs * Tarhib IT Limited on Glass Substrates Gain Foothold In Advanced Packages * Srini Balan on LPDDR Memory Is Key For On-Device AI Performance * Guru on AI-Powered Data Analytics To Revolutionize The Semiconductor Industry * Laurent on IC Industry's Growing Role In Sustainability * SpeedRazor on Making Chips To Last Their Expected Lifetimes * Cyrus on What Designers Need To Know About GAA * equinn on Automotive Electronics Reliability Requires In-Field Silicon Monitoring * Charles Glaman on The Race To Glass Substrates * Umit on The Uncertainty Of Certifying AI For Automotive * Dr. Benjamin Fasano exIBM/exGF on The Race To Glass Substrates * Dr. Dev Gupta on The Race To Glass Substrates * Art Scott on DAC Panel Could Spark Fireworks * Mark Camenzind on The Race To Glass Substrates * Greg Akiki on Enabling Advanced Devices With Atomic Layer Processes * Brian Bailey on What Designers Need To Know About GAA * Verif_semi on Is There Any Hope For Asynchronous Design? * Sam on What Designers Need To Know About GAA * Jay C on Chip Aging Becoming Key Factor In Data Center Economics * Jan Hoppe on Battling Fab Cycle Times * Brian J Flanagan on Fundamental Issues In Computer Vision Still Unresolved * Allen.rasafar on Overlay Optimization In Advanced IC Substrates * Kevin Yao on 224G SerDes Trend and Solution * David Scott on Is There Any Hope For Asynchronous Design? * Ron Lavallee on Is There Any Hope For Asynchronous Design? * Mahdoum on Multi-Die Design Pushes Complexity To The Max * Cliff Cummings on Is There Any Hope For Asynchronous Design? * Yaron k. on Is There Any Hope For Asynchronous Design? * Shiv Sikand on Is There Any Hope For Asynchronous Design? * Anne Meixner on Too Much Fab And Test Data, Low Utilization * Mark Hahn on CXL: The Future Of Memory Interconnect? * Dr. Richard Roy on Future-Proofing Automotive V2X * Frank-Peter Ludwig on Enabling Advanced Devices With Atomic Layer Processes * Piyush Kumar Mishra on Using AI/ML To Minimize IR Drop * Rakesh on Timing Library LVF Validation For Production Design Flows * Mike Cawthorn on What Will That Chip Cost? * Liz Allan on Early STEM Education Key To Growing Future Chip Workforce * Rob Pearson - RIT on Early STEM Education Key To Growing Future Chip Workforce * Maury Wood on Examining The Impact Of Chip Power Reduction On Data Center Economics * Erik Jan Marinissen on Chiplet IP Standards Are Just The Beginning * Peter Bennet on Design Tool Think Tank Required * Dr. Dev Gupta on Chiplet IP Standards Are Just The Beginning * Jesse on Hunting For Open Defects In Advanced Packages * Matt on Chip Ecosystem Apprenticeships Help Close The Talent Gap * Leonard Schaper IEEE-LF on 2.5D Integration: Big Chip Or Small PCB? * Apex on Nanoimprint Finally Finds Its Footing * AKC on Gearing Up For Hybrid Bonding * Allen Rasafar on Backside Power Delivery Gears Up For 2nm Devices * Nathaniel on Intel, And Others, Inside * Chris G on Intel, And Others, Inside Marketplace T Chip Industry Week In Review The SE Staff Chiplets: A Technology, Not A Ma... Geoff Tate [se_logo_bl] About * About us * Contact us * Advertising on SemiEng * Newsletter SignUp Navigation * Homepage * Special Reports * Systems & Design * Low Power-High Perf * Manufacturing, Packaging & Materials * Test, Measurement & Analytics * Auto, Security & Pervasive Computing * Videos * Jobs * Technical Papers * Events * Webinars * Knowledge Centers * Industry Research * Business & Startups * Newsletters * Store Connect With Us * Facebook * Twitter @semiEngineering * LinkedIn * YouTube Copyright (c)2013-2025 SMG | Terms of Service | Privacy Policy This site uses cookies. By continuing to use our website, you consent to our Cookies Policy ACCEPT Manage consent Close Privacy Overview This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website. We also use third-party cookies that help us analyze and understand how you use this website. We do not sell any personal information. By continuing to use our website, you consent to our Privacy Policy. If you access other websites using the links provided, please be aware they may have their own privacy policies, and we do not accept any responsibility or liability for these policies or for any personal data which may be collected through these sites. Please check these policies before you submit any personal information to these sites. Necessary [*] Necessary Always Enabled Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information. Non-necessary [*] Non-necessary Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website. SAVE & ACCEPT Quantcast