https://www.imec-int.com/en/press/imec-demonstrates-electrical-yield-20nm-pitch-metal-lines-obtained-high-na-euv-single imec logo Expertise What we offer Applications Your career About imec Contact CMOS: advanced and beyond Discover why imec is the premier R&D center for advanced logic & memory devices. Integrated photonics Take a look at technologies for optical transceivers, sensors and more. Health technologies See how imec brings the power of chip technology to the world of healthcare. Sensing and actuation Explore imec's CMOS- and photonics-based sensing and actuation systems. Connectivity technology Look into our reliable, high-performance, low-power network technologies. More expertises Discover all our expertises. Research Be the first to reap the benefits of imec's research by joining one of our programs or starting an exclusive bilateral collaboration. Foundry services Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products. Venturing and startups Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec's ecosystem of tailored venturing support. Education and workforce development Imec supports formal and on-the-job training for a range of careers in semiconductors. NanoIC pilot line Aligned with the EU Chips Act, access to the pilot line will accelerate beyond-2nm innovation. Semiconductor technology Life sciences and health solutions Data and telecommunication Automotive technologies Robotics technology for Industry 4.0 More applications PR e-testing /Imec demonstrates electrical yield for 20nm pitch metal lines obtained with High NA EUV single patterning Press release Imec demonstrates electrical yield for 20nm pitch metal lines obtained with High NA EUV single patterning First electrical tests at 20nm pitch present a next milestone in validating the High NA extreme ultraviolet (EUV) patterning ecosystem LEUVEN (Belgium), February 24, 2025-- This week at SPIE Advanced Lithography + Patterning, imec, a world-leading research and innovation hub in nanoelectronics and digital technologies, presents the first electrical test (e-test) results obtained on 20nm pitch metal line structures patterned after single-exposure High NA EUV lithography. Measurements on both serpentine and fork-fork metallized structures show good electrical yield, indicative of a low number of stochastic defects. The e-test results confirm the capability of the High NA EUV lithography scanner and its surrounding ecosystem to pattern lines/spaces at such a small dimension. In August 2024, imec was the first to present industry-relevant logic and DRAM structures patterned in a single High NA EUV lithography exposure step. As a next critical step, imec shows that metallized line structures of 20nm pitch, obtained after single High NA EUV patterning using metal oxide (MOR) negative tone resist, exhibit more than 90% yield. This performance metric was obtained on two different test structures, i.e., serpentine (or meander) structures and fork-fork structures, designed to reveal information on stochastic defectivity. Steven Scheer, senior vice president R&D at imec: "This is the first ever electrical yield demonstration of 20nm pitch metal lines obtained with single High NA EUV patterning. These results represent an initial validation of the capabilities of High NA EUV lithography and its surrounding ecosystem, including advanced resists and underlayers, photomasks, metrology techniques, (anamorphic) imaging strategies, optical proximity correction (OPC), as well as integrated patterning and etch techniques. We will continue working with our patterning ecosystem on processes to drive further yield improvement and transfer of these technologies to our manufacturing partners." The imec-ASML High NA EUV ecosystem includes partners such as leading chip manufacturers, material and resist suppliers, mask suppliers, and metrology experts, all working together to develop and optimize High-NA EUV lithography for next-generation semiconductor manufacturing at the sub-2 nm node. "E-testing is a key step in High-NA EUV validation," adds Philippe Leray, director of the advanced patterning department at imec. "These e-test results also show us the way forward. When combined with e-beam inspection, conductivity measurements of metallized serpentine and fork-fork structures give information on the stochastic defects (i.e., breaks and bridges, respectively) that lead to reduced yield. These insights support our ecosystem partners in the development of strategies to mitigate stochastic defects. One of our ongoing efforts is focused on optimizing resist performance in terms of dose-to-yield reduction with minimal impact on stochastic failures, an effort we are making in close collaboration with the resist community." These results will be presented in two papers at SPIE Advanced Lithography + Patterning: * Paper 13424-31 - Probing defects in metal oxide resists with an electrical yield vehicle * Paper 13424-51- Advanced PnR logic patterning enabled by high-NA EUV lithography Jade Liu Press Communication Officer Related: CMOS technology: advanced and beyond Advanced patterning and key process steps Imec demonstrates readiness of the High-NA EUV patterning ecosystem SPIE Advanced Lithography + Patterning Published on: 24 February 2025 Share this article on PR e-test Figure 1 - Top-down SEM pictures of 20nm pitch meanders (left) and forks (right) after pattern transfer into TiN hard mask. PR e-testing Figure 2 - TEM picture of metallized 20nm pitch wires after a chemical mechanical polishing (CMP) step. PR e-testPR e-testing Read more PR High-NA first exposure Press Imec demonstrates logic and DRAM structures using High NA EUV Lithography Article High-NA EUVL Vision Entering the High NA EUV Lithography era Opening of the joint ASML-imec High NA EUV Lithography Lab Press Imec and ASML open joint High NA EUV Lithography Lab PR Sustainability Press Imec presents levers to reduce the footprint of lithography and etch for advanced technology nodes PR High-NA EUV Press Imec demonstrates readiness of High-NA EUV patterning ecosystem PR ASML Press Imec and ASML sign Memorandum of Understanding (MoU) to support semiconductor research and sustainable innovation in Europe Interview Steven Scheer Vision Challenges and innovations in patterning PR SPIE Press Imec's virtual fab underpins strategies to reduce the carbon footprint of lithography and etch process steps cleanroom Press Imec Ramps Up the Development of the High-NA EUV Patterning Ecosystem ASML Longread High-NA EUV lithography: the next major step forward alt Press Imec Demonstrates 18nm Pitch Line/Space Patterning With a High-Chi Directed Self-Assembly Process imec cleanroom Vision A view on the next generation patterning technologies and materials Follow imec on: Expertise Dive into our expertise. Artificial intelligence Life sciences Health technologies Discover more expertises... What we offer Our R&D solutions and innovation services Research Foundry services Venturing Applications Advanced semiconductor process technology Life sciences and health solutions Data and telecommunication Discover more applications... Jobs Discover our careers. Job opportunities Academic Excellence About imec Infrastructure Organization More imec Stories Press releases Event calendar Publications imec the Netherlands imec USA imec UK ITF World Connect with us partner site|disclaimer|privacy statement|cookie policy|terms and conditions of sale/purchase