https://fuse.wikichip.org/news/6648/reincarnating-the-6502-using-flexible-tft-tech-for-iot/ Skip to content Monday, May 9, 2022 Latest: * Reincarnating The 6502 Using Flexible TFT Tech For IoT * Intel Unveils BonanzaMine, A Bitcoin Accelerator ASIC * Samsung-Esperanto Concept AI-SSD Prototype * EUV State, NXE:3600D, and Pellicle Readiness and Industrialization * Intel Launches 12th Gen Core Desktop Alder Lake Processors * WikiChip Fuse WikiChip Fuse Your Chips and Semi News [ ] * Home * Account * Main Site * Architectures + x86 + ARM + RISC-V + Power ISA + MIPS * Supercomputers * 14 nm * 12nm * 10nm * 7nm * 5nm ISSCC 2022 Organic Electronics Processors Reincarnating The 6502 Using Flexible TFT Tech For IoT May 8, 2022May 8, 2022 David Schor 6502, Indium Gallium Zinc Oxide (IGZO), ISSCC, ISSCC 2022, MOS Technology 6502, Organic Electronics, Thin-film Transistor (TFT) Despite being nearly 47 years old, the MOS Tech 6502 - or its low-power direct equivalents - is still being manufactured and is widely used in consumer products such as toys, automotive, and appliances as well as in embedded and industrial applications. It would seem that interest in this chip isn't dying out any time soon. Due to its simple design and the large existing repository of knowledge and code, this chip could find new uses in the emerging world of IoT and ubiquitous computing. At the recent 2022 International Solid-State Circuits Conference (ISSCC), a team of researchers from the University of KU Leuven in collaboration with imec and PragmatIC Semi presented the world's fastest TFT-based processor, the Flex6502. [6502-flex6502] Highly integrated systems manufactured using Thin-film technology on a flexible substrate are an attractive area of research due to the relatively lower cost, mass production capabilities, as well as the unique use cases they can offer such as enabling seamless integration of electronic circuits on everyday objects. While your typical silicon die thickness is in the 100s of microns, thin-film can be less than 20 microns making them highly bendable. There are, however, various other tradeoffs when dealing with plastic electronics such as lower performance due to the mobility of the material and device dimensions. For the Flex6502, the researchers utilized PragmatIC Semiconductor's 0.8 mm FlexLogIC fabrication line. [pragmatic-logo] FlexLogIC technology is a 0.8-micron process with an actual channel length of around 800 nm featuring only four metal layers. It is an n-type metal-oxide TFT technology and is based on Indium Gallium Zinc Oxide (IGZO) manufactured on an 8'' polyimide wafer less than 30 mm thick. Coincidently, There are a number of major barriers preventing mass production of large integrated systems not too dissimilar from the challenges engineers faced during the 1970s when the 6502 was first made. FlexLogIC fab suffers from high power consumption, poor noise margin, and large process variation. Beyond being a monotype process, they also only offer a single Vt device. Furthermore, no fully verified design follow is currently offered by foundries. [tft-wafer] [p-cmos-150x150] For the Flex6502, the designers allocated two metal layers for the gate and source/drain and the two remaining layers for routing. Addressing the design restrictions of IGZO TFT technology, Flex6502 utilizes Pseudo-CMOS, a technique first described by the University of Tokyo in the 2010 IEEE Transactions on Electron Devices. Invented specifically for working with the limitations of TFT technology, it claims to offer comparable performance with the complementary type and dual-VT designs while utilizing a single Vt monotype design. Additionally, it has the benefit of offering post-fabrication tunability, allowing it to compensate for process variants. Pseudo-CMOS does consume a larger amount of area compared to some of the other TFT-compatible logic such as resistive-load. Addressing the lack of a fully verified physical implementation flow for TFT in terms of power and timing, the team implemented a full design flow for TFT. The Flex6502 relies on the ag_6502 FreeCore available online with some further optimizations such as the elimination of decimal mode due to lack of usage in order to reduce its size. The team initially relied on a standard foundry standard-cell library comprising 560 cells as their starting point in order to synthesize their core. Redundant cells were eliminated and less commonly-used cells were replaced with alternative equivalent implementations. Finally, the remaining cells (60 cells in total) were optimized for N-type monotype single Vt TFT technology. This produced a 23-cell library. The researchers then produced a schematic and layout design for the cells for TFT technology using a NOR-based design with a maximum of 2 TFT pull-downs which was used for the fabrication of the chip. All in all, the Flex6502 was synthesized and fabricated as 1718 standard cells integrating 16,393 TFTs in a 24.9 mm2 area. Roughly 18.6% of the design is inverters, 17.4% NAND2, 13.5% NOR2, and 7.1% AOI22. All other cells make up the remaining 43%. The chip was validated and tested using an FPGA which emulated the memory, UART communication, and clock generation. The chip achieved a maximum operating speed of 71.4 kHz (at Vdd=3V/Vbias=6V) while consuming a maximum of 134.91 mW. Likewise, the chip can run as low as 10 kHz at 2V while consuming just 11.6 mW. [flex6502] - Spotted an error? Help us fix it! Simply select the problematic text and press Ctrl+Enter to notify us. - * - Intel Unveils BonanzaMine, A Bitcoin Accelerator ASIC * Share This Post: Related Articles ISSCC 2018: The IBM z14 Microprocessor And System Control Design Intel Unveils BonanzaMine, A Bitcoin Accelerator ASIC ISSCC 2018: Intel's Skylake-SP Mesh and Floorplan IEDM 2017 + ISSCC 2018: Intel's 10nm, switching to cobalt interconnects AMD's Zen CPU Complex, Cache, and SMU IBM Doubles Its 14nm eDRAM Density, Adds Hundreds of Megabytes of Cache Top Six Articles * TSMC Extends Its 5nm Family With A New Enhanced-Performance N4P Node * Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip * The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids * TSMC 2021 Foundry Update: Foundry Roadmap * Intel Announces 20A Node: RibbonFET Devices, PowerVia, 2024 Ramp * AMD 3D Stacks SRAM Bumplessly Ezoicreport this ad Recent * Reincarnating The 6502 Using Flexible TFT Tech For IoT Reincarnating The 6502 Using Flexible TFT Tech For IoT May 8, 2022May 8, 2022 David Schor * Intel Unveils BonanzaMine, A Bitcoin Accelerator ASIC Intel Unveils BonanzaMine, A Bitcoin Accelerator ASIC February 20, 2022February 21, 2022 David Schor * Samsung-Esperanto Concept AI-SSD Prototype Samsung-Esperanto Concept AI-SSD Prototype November 21, 2021November 21, 2021 David Schor * EUV State, NXE:3600D, and Pellicle Readiness and Industrialization EUV State, NXE:3600D, and Pellicle Readiness and Industrialization November 20, 2021November 20, 2021 David Schor * Intel Launches 12th Gen Core Desktop Alder Lake Processors Intel Launches 12th Gen Core Desktop Alder Lake Processors October 27, 2021November 3, 2021 David Schor * TSMC Extends Its 5nm Family With A New Enhanced-Performance N4P Node TSMC Extends Its 5nm Family With A New Enhanced-Performance N4P Node October 26, 2021October 26, 2021 David Schor Ezoicreport this ad Random Picks Fujitsu Semi Sells 300mm Mie Fabs Fujitsu Semi Sells 300mm Mie Fabs June 29, 2018May 25, 2021 David Schor TSMC Announces 6-Nanometer Process TSMC Announces 6-Nanometer Process April 16, 2019May 25, 2021 David Schor Intel Stratix 10 DX Adds PCIe Gen 4.0, Cache Coherency: UPI As Stopgap Intel Stratix 10 DX Adds PCIe Gen 4.0, Cache Coherency: UPI As Stopgap September 20, 2019May 25, 2021 David Schor AMD Tech Day: the momentum continues with new products, new prices, and 12nm and 7nm announcements AMD Tech Day: the momentum continues with new products, new prices, and 12nm and 7nm announcements January 8, 2018May 25, 2021 David Schor A Look at Intel Lakefield: A 3D-Stacked Single-ISA Heterogeneous Penta-Core SoC A Look at Intel Lakefield: A 3D-Stacked Single-ISA Heterogeneous Penta-Core SoC April 5, 2020May 25, 2021 David Schor Random Tags 2.5D packaging 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 12nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 edge computing EMIB EUV FinFET Foveros GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen x86 WorldView All Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling Desktop Processors Mobile Processors Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling August 19, 2021August 19, 2021 David Schor Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling Intel Unveils Sapphire Rapids: Next-Generation Server CPUs Architectures Server Processors Intel Unveils Sapphire Rapids: Next-Generation Server CPUs August 19, 2021August 19, 2021 David Schor Intel's Gracemont Small Core Eclipses Last-Gen Big Core Performance Architectures Data Processing Unit Desktop Processors Mobile Processors Intel's Gracemont Small Core Eclipses Last-Gen Big Core Performance August 19, 2021August 21, 2021 David Schor Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC Architectures Desktop Processors Mobile Processors Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC August 19, 2021August 19, 2021 David Schor Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs Architectures Desktop Processors Mobile Processors Server Processors Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs August 19, 2021August 19, 2021 David Schor Intel Launches 3rd Gen Ice Lake Xeon Scalable Architectures Server Processors Intel Launches 3rd Gen Ice Lake Xeon Scalable April 6, 2021May 23, 2021 David Schor Random DARPA ERI: HIVE and Intel PUMA Graph Processor DARPA ERI: HIVE and Intel PUMA Graph Processor August 4, 2019May 25, 2021 David Schor Intel to launch Skylake-D in Q1 2018, followed by Xeons with integrated FPGA Intel to launch Skylake-D in Q1 2018, followed by Xeons with integrated FPGA November 26, 2017May 25, 2021 David Schor Hot Chips 30: Intel Kaby Lake G Hot Chips 30: Intel Kaby Lake G September 9, 2018May 25, 2021 David Schor Arm Launches New Neoverse N1 and E1 Server Cores Arm Launches New Neoverse N1 and E1 Server Cores February 20, 2019May 25, 2021 David Schor GlobalFoundries, Arm Demonstrate High-Density 3D Stacked Mesh Interconnect for HPC Applications GlobalFoundries, Arm Demonstrate High-Density 3D Stacked Mesh Interconnect for HPC Applications September 21, 2019June 11, 2021 David Schor AMD launches EPYC Embedded 3000 and Ryzen Embedded V1000 SoCs AMD launches EPYC Embedded 3000 and Ryzen Embedded V1000 SoCs February 23, 2018May 25, 2021 David Schor AMD introduces Ryzen 2nd Gen up for pre-order AMD introduces Ryzen 2nd Gen up for pre-order April 13, 2018May 25, 2021 David Schor ARM WorldView All Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip Architectures Server Processors Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip October 20, 2021October 20, 2021 David Schor Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration Data Processing Unit Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration June 28, 2021June 28, 2021 David Schor Arm Introduces Its Confidential Compute Architecture Architectures Arm Introduces Its Confidential Compute Architecture June 23, 2021June 23, 2021 David Schor A Look At Trishul: Arm's First High-Density 3D Logic Stacked Test-Chip IEDM 2020 Interconnects Packaging Subscriber Only Content A Look At Trishul: Arm's First High-Density 3D Logic Stacked Test-Chip June 11, 2021June 11, 2021 David Schor Arm Launches New Coherent And SoC Interconnects: CI-700 & NI-700 Architectures Interconnects Network-on-Chip Arm Launches New Coherent And SoC Interconnects: CI-700 & NI-700 May 25, 2021May 25, 2021 David Schor Arm Launches The DSU-110 For New Armv9 CPU Clusters Architectures Interconnects Mobile Processors Arm Launches The DSU-110 For New Armv9 CPU Clusters May 25, 2021May 25, 2021 David Schor About WikiChip WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis. WikiChip Links * Main Site * WikiChip Fuse * Newsletter * * Main Site * WikiChip Fuse Copyright (c) 2022 WikiChip LLC. All rights reserved. Spelling error report The following text will be sent to our editors: Your comment (optional): [ ] [ ] [ ] Send Cancel