https://semiengineering.com/why-risc-v-is-succeeding/ [semi_logo] Search for: [ ] [Search] Subscribe Zhong Wen English * Home * Systems & Design * Low Power - High Performance * Manufacturing, Packaging & Materials * Test, Measurement & Analytics * Auto, Security & Pervasive Computing * Special Reports * Videos * Jobs * Knowledge Center * Technical Papers + Home'; + AI/ML/DL + Architectures + Automotive + Communication/Data Movement + Design & Verification + Lithography + Manufacturing + Materials + Memory + Optoelectronics + Packaging + Power & Performance + Quantum + Security + Test & Analytics + Transistors * Events & Webinars + Events + Webinars * Research & Startups + Industry Research + Startup Corner * MENU + Home + Special Reports + Systems & Design + Low Power-High Performance + Manufacturing, Packaging & Materials + Test, Measurement & Analytics + Auto, Security & Pervasive Computing + Knowledge Center + Videos + Startup Corner + Jobs + Technical Papers + Events + Webinars + Industry Research + Special Reports Home > Systems & Design > Why RISC-V Is Succeeding Systems & Design Why RISC-V Is Succeeding Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain. February 24th, 2022 - By: Brian Bailey popularity There is no disputing the excitement surround the introduction of the RISC-V processor architecture. Yet while many have called it a harbinger of a much broader open-source hardware movement, the reasons behind its success are not obvious, and the implications for an expansion of more open-source cores is far from certain. "The adoption of RISC-V as the preferred architecture for many silicon developers has initiated a tidal wave of innovation in the hardware development community," says Stephano Cetola, director of technical programs at RISC-V International. "Designers are now taking their RISC-V-based designs and moving toward actual implementations within a variety of industries." This is hardly the first time that a processor implementation, or instruction set architecture (ISA), has been put in the public domain. The industry is littered with them, including OpenPOWER, OpenSPARC, OpenRISC, and many more. While each has gained a certain level of traction, they all pale in comparison to the success of RISC-V in a very short timeframe. When talking to people in the RISC-V community, there are two words that are repeated often -- free and freedom. Some people want cores that are free, while others want the freedom to do with the cores whatever they want. To those people, free is almost immaterial because they will spend a lot to get what they want. A changing marketplace The rise of RISC-V coincides with a couple of other events in the industry. The first is the slowing of Moore's Law, meaning that increases in total processing power no longer comes along with each new fabrication node. The second is the meteoric rise in machine learning, demanding massive increases in processing power. So is it just a matter of right place, right time? The perception around processors has changed. "RISC-V has been fueled by the requirements for freedom in the hardware design process community," says Simon Davidmann, founder and CEO for Imperas Software. "Electronic products are defined by their functionality, a lot of which is defined by software, which is running on processors. Everything needs some form of machine learning today. It doesn't matter if we are talking about your phone, taking better pictures, whatever it is, there are huge amounts of computing needed. And what people realized is that they needed lots of processors. They needed their own fabrics of processors. You need to configure them the way you want. Off-the-shelf technologies don't help you. So there's a change in the electronic product marketplace saying, 'We need freedom to architect chips, and freedom to architect the processors and the fabrics of processors that live in these chips.'" Others agree. "With semiconductor scaling failing, the only way to provide increase in computational performance is specialization," said Roddy Urquhart, senior marketing director at Codasip. "The open RISC-V ISA is modular and supports custom instructions making it the ideal ISA to create a wide range of specialized processors and accelerators" All of this needs to be viewed in the context of a new generation of systems companies entering the market, each with unique economic justifications. But one thing these systems companies do have in common is they are not trying to sell the chips they develop. Instead, they are selling services that in some way are fueled by those products. There are no suitable products they can buy from the available marketplace, and so they are ready to develop chips themselves, while also fueling some of the necessary innovations through contribution and collaboration. In this scenario, RISC-V plays an important role. What makes RISC-V different RISC-V is creating breakthroughs is multiple areas, and the reasons for success in each are different. To understand this, it's necessary to separate out various aspects of RISC-V's success. First is the architecture itself. Second are the plethora of open-source implementations of the architecture that are being made available. A third area is the support cores that are becoming available to surround the processor core. And finally, there are the tools necessary to help with the implementation and verification of a RISC-V processor. It was originally created to serve a particular need. "It now has significant resources behind it," says Imperas' Davidmann. "Initially, it came out of universities, academics, smart people in universities, building a good thing. Coming out of Berkeley, in the middle of Silicon Valley, it gained some momentum from people and ex-Berkeley grads. Momentum built much more than OpenRISC. The universities needed it and they drove it." RISC-V is now an open standard ISA, driven out of UC Berkeley, with an industry nonprofit organization looking after it - RISC-V International. Many universities created open cores, like the Rocket cores from Berkeley, ETH Zurich with their pulp platform, and many others. Today, there are numerous industry collaboration groups, bringing together both industry and academia, building open-source cores, and making them available to the community at large. Examples include the CHIPS Alliance and OpenHW Group. Lots of countries have created initiatives that are satisfying local needs. India has its Shakti program, driven out of IIT Madras. In Israel, the GenPro consortium is bringing industry and academia together. Other similar programs exist in Japan and China, where they are building RISC-V cores as open source in order to make them available to their communities and for their specific interests. RISC-V is the first open and customizable ISA. "Currently, the main industrial interest associated with RISC-V isn't about an open-source implementation but on the open-source instruction set," says Andy Heinig, group leader for advanced system integration and department head for efficient electronics at Fraunhofer IIS' Engineering of Adaptive Systems Division. "With this the environment is standardized, but the practical implementation is company-specific and company-owned. We see similar activity in the field of chip-to-chip interfaces, where different standards are under preparation and discussion. Here, too, the standards allow for interoperability between chips from different vendors. RISC-V allows for interoperability on the software side." The ability to make modifications is important. "The emergence of open-source ISA's, like RISC-V, with support for custom extensions gives an incredible amount of freedom to processor designers," says Shubhodeep Roy Choudhury, CEO and co-founder of Valtrix Systems. "At the same time, it poses a very interesting verification challenge. Making sure all the designs are compliant and functionally correct calls for a shift in the way the test generators are designed. They need to be highly configurable to allow verification of custom features along with legacy/baseline features." It is a big jump from an open ISA to open-source processors. "The concept of open-source IP is very tantalizing because it conjures the concept of free IP," says Andy Jaros, vice president of IP sales and marketing at Flex Logix. "However, open source is not free. Most companies, unless they want to invest huge resources to the IP development, license pre-implemented RISC-V cores from a myriad of IP providers such as Open5, Andes, and many others. This saves on development time, verification, software development, etc., and warranties and indemnification." Having multiple companies developing competing cores fosters innovation within the implementation. "The real value to RISC-V is that it provides competition to Arm, not because it's open source," adds Jaros. "There are multiple RISC-V core providers that give the market choices and foster competition. With Arm, you can only get Arm cores from Arm." Another driving factor is the rapidly increasing core count, and this makes paying royalties based on instances less desirable. "People wanted processors all over their designs," says Davidmann. "They want lots of small processors, and existing licensing terms were quite difficult. It was expensive, sure, but more importantly, it was restricted in terms of the freedom to change it. I don't believe the success of RISC-V is because it is cheap or lower cost. If you just want to do the same as you can get with an Arm core, you absolutely should just buy an Arm core because it's so well verified. It's so well designed. It's exactly what you want. The only reason for using RISC-V is because you want the freedom to change it and add your own things to it." Even with all of this, RISC-V probably would have been successful without the development of an ecosystem surrounding it. "The open-source community developed key tools that are crucial to make RISC-V-based processors ubiquitous, such as chip technology process design kits, design verification suites, implementation tools, and more," says RISC-V International's Cetola. "This also has enabled the democratization of VLSI design with the development of higher-level design description languages, and sophisticated open-source automation tools to accelerate the development of design, taking the capabilities of RISC-V even farther. With the design tools and tool chains, RISC-V will soon become entirely ubiquitous." The OpenHW Group is one of the industry collaborations that is making this possible. It is developing both processor cores and the surrounding IP to support the core. In addition, it is putting in place a full suite of tools that have be used to design and verify those cores. "The way they do things is different, says Davidmann. " One is they give you the source so you can change it. More importantly, they also give you a verification environment so that if you make a change, you know it still works. If someone were to just throw a core at you, and you changed some code, you're at risk that you've broken something. You need a sophisticated verification environment to know that you haven't broken it. And that's where OpenHW differentiates itself in the open-source hardware space, because they provide the complete verification environments. If you add a new instruction, you know you haven't broken the rest. I don't think people will just take an OpenHW core and use it. That doesn't make much sense. You could do that if you want to save money. But what it allows you to do is to take it and extend it, and it's an extremely good base to start from. That's the key. You you're not starting from scratch." Expanding the scope Can this open-source momentum expand beyond the processor core? The processor is a small piece of a complete SoC. It also needs memory controllers and memory interfaces, USB, PCI, and much more. Those cores provide no differentiation to a product, and many people would like those to be open source, as well. The problem is that these cores are very complex, and they contain analog pieces, which tend to be custom designed and implemented for every foundry and process technology. While the controllers could be constructed in an open-source manner, arguments can be made that not having the digital and analog portions tightly integrated can lead to inferior products. LowRISC is an organization that has been formed in the U.K. It initially wanted to build an open-source system that was the equivalent of the Raspberry Pi. Today, it develops both hardware and software in a fully collaborative framework. This includes RISC-V cores, and the software compile infrastructure to support it. More recently, Google created a specification and IP for silicon root of trust. It open-sourced this work and has entrusted lowRISC with its stewardship. Part of the focus here was that being open and transparent ultimately improves security and trustworthiness, rather than the ability to modify the specification. Conclusion RISC-V has enabled and promoted innovation. While free may be important to a segment of the industry, the real key is freedom. That freedom has brought likeminded people, companies, and organizations together to break new ground. It is less likely to lead to a breadth expansion than a depth expansion. While additional hardware blocks may be open source, perhaps the most important gain will be the ability to quickly take an open specification for a processor and implement it. Tools that targeted processor development and verification died out when engineers stopped developing their own custom processors, because during the 1980s they provided little to no differentiation. Now that processors have become highly differentiated again, the industry is collaborating to develop the necessary tools. An as-yet unanswered question is whether they will be able to create open-source tools faster than the EDA industry can provide them. Related Which Processor Is Best? Intel's support for RISC-V marks a technological and cultural shift. Data Center Architectures In Flux Processor market pushes toward customized multi-chip systems, creating churn and new opportunities; RISC-V emerges as both catalyst and opportunity. A Minimal RISC-V Is there room for an even smaller version of a RISC-V processor that could replace 8-bit microcontrollers? Tags: Andes ARM Codasip EDA ETH Zurich Flex Logix Flex Logix Technologies Fraunhofer IIS/EAS GenPro Google IIT Madras Imperas Software instruction set architecture ISA lowRISC machine learning Moore's law open-source hardware Open5 OpenHW Group OpenPOWER OpenRISC OpenSPARC Raspberry Pi RISC-V RISC-V International Shakti UC Berkeley Valtrix Systems Brian Bailey Brian Bailey (all posts) Brian Bailey is Technology Editor/EDA for Semiconductor Engineering. 3 comments ## Kvs says: February 24, 2022 at 8:34 pm Arm has become a monopoly in portable devices market. Obviously others would like to sabotage it. Even if foundries produce chips, who will write the whole software stack on top of it? It iis too early to dictate it a success. And what is it succeeding? Intel? Reply ## Paul Lue says: February 28, 2022 at 10:23 am Excellent article that gives a broad view of the evolving ecosystem. I am new to this area so I appreciate the level of coverage. Reply ## Lawrence says: March 1, 2022 at 8:06 am Linux is already bootable on RISC-V emulators. The software stack is going to be the easy part. Reply Leave a Reply Cancel reply [ ] [ ] [ ] [ ] [ ] [ ] [ ] Comment * [ ] Name*[ ] (Note: This name will be displayed publicly) Email*[ ] (This will not be displayed publicly) [Post Comment] [ ] [ ] [ ] [ ] [ ] [ ] [ ] D[ ] Knowledge Centers Blogs RISC-V Published on August 26, 2020 Instruction Set Architecture (ISA) Published on April 3, 2020 Technical Papers * A Low-Power BLS12-381 Pairing Cryptoprocessor for Internet-of-Things Security Applications February 21, 2022 by Technical Paper Link * The Wiretap Channel for Capacitive PUF-Based Security Enclosures February 19, 2022 by Technical Paper Link * Microsphere-assisted, nanospot, non-destructive metrology for semiconductor devices February 19, 2022 by Technical Paper Link * Excess noise in high-current diamond diodes February 17, 2022 by Technical Paper Link * A high speed processor for elliptic curve cryptography over NIST prime field February 17, 2022 by Technical Paper Link Trending Articles Transistors Reach Tipping Point At 3nm Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that. by Mark LaPedus Why RISC-V Is Succeeding Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain. by Brian Bailey Next-Gen 3D Chip/Packaging Race Begins Hybrid bonding opens up whole new level of performance in packaging, but it's not the only improvement. by Mark LaPedus What Causes Semiconductor Aging? Why this is becoming a bigger issue, and what can be done to mitigate the effects. by Bryon Moyer Startup Funding: January 2022 Analog/mixed-signal and wireless designers get funding; China's startups; 104 companies raise over $3.3B. by Jesse Allen Knowledge Centers Entities, people and technologies explored Learn More Related Articles Transistors Reach Tipping Point At 3nm Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that. by Mark LaPedus Why RISC-V Is Succeeding Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain. by Brian Bailey Changing Server Architectures In The Data Center Sharing resources can significantly improve utilization and lower costs, but it's not a simple shift. by Bryon Moyer End In Sight For Chip Shortages? Some segments are normalizing, others may be impacted through 2022. by Mark LaPedus Next-Gen 3D Chip/Packaging Race Begins Hybrid bonding opens up whole new level of performance in packaging, but it's not the only improvement. by Mark LaPedus China Accelerates Foundry, Power Semi Efforts Massive expansion campaign targets wide variety of chips, but export controls limit growth at leading edge. by Mark LaPedus Why It's So Difficult -- And Costly -- To Secure Chips Threats are growing and widening, but what is considered sufficient can vary greatly by application or by user. Even then, it may not be enough. by Ed Sperling A Minimal RISC-V Is there room for an even smaller version of a RISC-V processor that could replace 8-bit microcontrollers? by Brian Bailey * Sponsors [Siemens-Lo] [se_sp_cade] [se_sp_syno] [imperas] [logo_v2_do] [vtool-logo] [01_Keysigh] [Valtrix_Lo] [se_sp_si2] [Renesas_01] * [INS::INS] Advertise with us * [INS::INS] Advertise with us * [INS::INS] Advertise with us * Newsletter Signup Popular Tags 2.5D 5G 7nm AI ANSYS Apple Applied Materials ARM Atrenta automotive business Cadence EDA eSilicon EUV finFETs GlobalFoundries Google IBM IMEC Intel IoT IP Lam Research machine learning memory Mentor Mentor Graphics Moore's Law Nvidia NXP OneSpin Solutions Qualcomm Rambus Samsung security SEMI Siemens Siemens EDA software Sonics Synopsys TSMC UMC verification Recent Comments * Lawrence on Why RISC-V Is Succeeding * dev dutt on 2D Semiconductors Make Progress, But Slowly * solidproes on How To Solve Automotive Electrical Design Challenges To Get To Market Faster * Paul Lue on Why RISC-V Is Succeeding * Siddhartha Nath on Does EDA Sell Fear? * Dean Freed on Does EDA Sell Fear? * Harry Chen on Does EDA Sell Fear? * Edgar Ancker on Why 450mm wafers? * Dale on Automotive Functional Safety Compliance In EDA Tools And IP * Kvs on Why RISC-V Is Succeeding * Rajeev Vadjikar on Transistors Reach Tipping Point At 3nm * Mark LaPedus on Next-Gen 3D Chip/Packaging Race Begins * Arnaud PHELIPOT on What Causes Semiconductor Aging? * Tanj Bennett on Thermal Management Implications For Heterogeneous Integrated Packaging * Mark LaPedus on Technology Advances, Shortages Seen For Wire Bonders * Jan Hoppe on What Causes Semiconductor Aging? * Ray Barrett on Unknowns Driving Up The Cost Of Auto IC Reliability * Ed Sperling on Why Data Center Power Will Never Come Down * Martin Buehring on Unknowns Driving Up The Cost Of Auto IC Reliability * Conrad Chompff on Why Data Center Power Will Never Come Down * John R. Thome on Preparing For 3D-ICs * Alex Voronel on Technology Advances, Shortages Seen For Wire Bonders * Craig Franklin on Future Challenges For Advanced Packaging * My2cents on Spreadsheets: Still Valuable, But More Limited * Lu on What Causes Semiconductor Aging? * Habib Hichri on Why Data Center Power Will Never Come Down * David Leary on What Causes Semiconductor Aging? * Bessel Func on What Causes Semiconductor Aging? * Allen Rasafar on Critical Moves: Advanced Logic Devices And CIS Benefit From Applications Using IRCD Metrology * Jacek Tyminski on Power Optimization: What's Next? * Andrew on A Minimal RISC-V * Nicolas Baron on Next-Gen 3D Chip/Packaging Race Begins * Mark D LaPedus on Week In Review: Manufacturing, Test * Santosh Prajapati on Data Security Challenges In Automotive * dev dutt on ML Focus Shifting Toward Software * Allen Rasafar on Week In Review: Manufacturing, Test * Mark LaPedus on Next-Gen 3D Chip/Packaging Race Begins * Mark LaPedus on Industry Pushes For Fab Tool Security Standards * Paul Lue on Next-Gen 3D Chip/Packaging Race Begins * Brian Bailey on A Minimal RISC-V * Brian Bailey on A Minimal RISC-V * dev dutt on Next-Gen 3D Chip/Packaging Race Begins * Vikram Chougule on From Sand To Wafers * Theodore Wilson on Ethical Coverage * NIRVANA on Waiting For Chiplet Standards * Rajeev Vadjikar on Photomask Challenges At 3nm And Beyond * Mark LaPedus on Chasing After Carbon Nanotube FETs * Mark LaPedus on End In Sight For Chip Shortages? * Mark LaPedus on 200mm Shortages May Persist For Years * Reynold Funk on Will Steering Wheels Ever Disappear? * Saumya Thacker on The High But Often Unnecessary Cost Of Coherence * Larry Dannenberg on 200mm Shortages May Persist For Years * Arnie on End In Sight For Chip Shortages? * S. Meirowsky on A Minimal RISC-V * Will on A Minimal RISC-V * TMS-EE on A Minimal RISC-V * Allen Rasafar on Manufacturing Bits: Jan. 3 * BARRY DENNIS on Chasing After Carbon Nanotube FETs * John Santhoff on Piecing Together Chiplets * Tina Francis on Building Multipurpose Systems With Dynamic Function Exchange * Allen Rasafar on Preventing Failures Before They Occur * Tom Somyak on Inspecting And Testing GaN Power Semis * Dr. M J Zarabi, PhD. on Manufacturing Bits: Jan. 10 * Jan Hoppe on Manufacturing Bits: Jan. 10 * Khachik Sahakyan (Grovf Inc.) on The High But Often Unnecessary Cost Of Coherence * Hugo Pristauz on Next Steps For Panel-Level Packaging * Allen Rasafar on Manufacturing Bits: Dec. 28 * Bernard on The High But Often Unnecessary Cost Of Coherence * Eran Weis on Reliability Concerns Shift Left Into Chip Design * Jnanadarshan Nayak on Too Much Fab And Test Data, Low Utilization * Allen Rasafar on Big Payback For Combining Different Types Of Fab Data * reyhan on Adaptive NN-Based Root Cause Analysis in Volume Diagnosis for Yield Improvement * Kurt Shuler on Product Lifecycle Management For Semiconductors * Onri Jay Benally on Gearing Up For High-NA EUV * Answering on Inside Intel's Ambitious Roadmap * Dr. Dev Gupta on China Accelerates Foundry, Power Semi Efforts * Jan Hoppe on China Accelerates Foundry, Power Semi Efforts * Boris Petrov on China Accelerates Foundry, Power Semi Efforts * Lullaby on China Accelerates Foundry, Power Semi Efforts * Rafael Roques on Apple's First GaN Charger * Mark D LaPedus on What's Next For Transistors And Chiplets * Mark D LaPedus on What's Next For Transistors And Chiplets * Ahsan Islam on Coping With Parallel Test Site-to-Site Variation * Wes Neumeier on Chipmakers Getting Serious About Integrated Photonics * guest on What's Next For Transistors And Chiplets * Newton on What's After FinFETs? * pete gasperini on Elasticity Without Compromise * Jacqueline Arsivaud on Changing Server Architectures In The Data Center * Frederik Gron Schack on Neuromorphic electronics based on copying and pasting the brain * Jan Hoppe on More Errors, More Correction in Memories * Olivier Sentieys on High-Level Synthesis For RISC-V * Simon on High-Level Synthesis For RISC-V * Tom Kunich on Functional Safety Across Analog And Digital Domains * Mike D on The Benefits Of Antifuse OTP * Daniel Pane on Dealing With Market Shifts * TanjB on What's Next For Transistors And Chiplets * Yasunori Yamaguchi on Growing Challenges With Wafer Bump Inspection * Allen Rasafar on Gearing Up For High-NA EUV * Jan Hoppe on What's Next For Transistors And Chiplets * Craig Franklin on Fan-Out And Packaging Challenges * SteveT on Six Things We Might Need For Pervasive Computing * ASA on PCB And IC Technologies Meet In The Middle * Allen Rasafar on EUV's Uncertain Future At 3nm And Below * David Leary on How Chips Age * Anand Chamarthy on Graphene and two-dimensional materials for silicon technology * Abbas on The Verification Mindset * Peter AJ van der Made on How Much Power Will AI Chips Use? * Max Turner on Will Automotive Ethernet Win? * SUHAIMI SELIMAN on Week In Review: Manufacturing, Test * Eric on Advantages Of LPDDR5: A New Clocking Scheme * mark on Why It's The Perfect Time To Be Part Of The RISC-V Revolution * James Snodgrass on Using Better Data To Shorten Test Time * Fred Chen on Intermittent Undefined State Fault in RRAMs * Greg Yeric on Nudging 2D semiconductors forward * SUHAIMI SELIMAN on Evaluating The Impact Of STI Recess Profile Control On Advanced FinFET Device Performance * Does no Matter at the moment on Analyzing Electro-Photonic Systems * B. Couturier on Long-Haul Trucking With Fewer Drivers * SUHAIMI SELIMAN on Short-Circuit Ruggedness In SiC MOSFETs * than T nguyen on The Shortest Path Deception * David Chapman on Will Monolithic 3D DRAM Happen? The Ethernet Evolution Ed Sperling Which Processor Is Best? Ed Sperling [se_logo_bl] About * About us * Contact us * Advertising on SemiEng * Newsletter SignUp Navigation * Homepage * Special Reports * Systems & Design * Low Power-High Perf * Manufacturing, Packaging & Materials * Test, Measurement & Analytics * Auto, Security & Pervasive Computing * Videos * Jobs * Technical Papers * Events * Webinars * Knowledge Centers * Startup Corner * Bus & Marketing Strategies Connect With Us * Facebook * Twitter @semiEngineering * LinkedIn * YouTube Copyright (c)2013-2022 SMG | Terms of Service | Privacy Policy This site uses cookies. By continuing to use our website, you consent to our Cookies Policy ACCEPT Manage consent Close Privacy Overview This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website. We also use third-party cookies that help us analyze and understand how you use this website. We do not sell any personal information. By continuing to use our website, you consent to our Privacy Policy. If you access other websites using the links provided, please be aware they may have their own privacy policies, and we do not accept any responsibility or liability for these policies or for any personal data which may be collected through these sites. Please check these policies before you submit any personal information to these sites. Necessary [*] Necessary Always Enabled Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information. Non-necessary [*] Non-necessary Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website. SAVE & ACCEPT Quantcast