https://semiengineering.com/chip-aging-becomes-design-problem/ [semi_logo] Search for: [ ] [Search] Subscribe Zhong Wen English * Home * Systems & Design * Low Power - High Performance * Manufacturing, Packaging & Materials * Test, Measurement & Analytics * Auto, Security & Pervasive Computing * Special Reports * Videos * Jobs * Knowledge Center * Technical Papers + Home'; + AI/ML/DL + Architectures + Automotive + Communication/Data Movement + Design & Verification + Lithography + Manufacturing + Materials + Memory + Optoelectronics + Packaging + Power & Performance + Quantum + Security + Test & Analytics + Transistors * Events & Webinars + Events + Webinars * Research & Startups + Industry Research + Startup Corner * MENU + Home + Special Reports + Systems & Design + Low Power-High Performance + Manufacturing, Packaging & Materials + Test, Measurement & Analytics + Auto, Security & Pervasive Computing + Knowledge Center + Videos + Startup Corner + Jobs + Events + Webinars + Industry Research + Special Reports Home > Low Power-High Performance > Chip Aging Becomes Design Problem Low Power-High Performance Chip Aging Becomes Design Problem Assessing the reliability of a device requires adding more physical factors into the analysis, many of which are interconnected in complex ways. August 9th, 2018 - By: Brian Bailey popularity Chip aging is a growing problem at advanced nodes, but so far most design teams have not had to deal with it. That will change significantly as new reliability requirements roll out across markets such as automotive, which require a complete analysis of factors that affect aging. Understanding the underlying physics is critical, because it can lead to unexpected results and vulnerabilities. And the usual approach of overdesigning a chip is no longer a viable option, particularly when competitors are utilizing better design and analysis techniques that limit the need for overdesign. "Semiconductor devices age over time, we all know that, but what is often not well understood are the mechanisms for aging or the limits that will cause a chip to fail," says Stephen Crosher, CEO for Moortec. "In addition, there is bound to be a requirement for a minimum lifetime of a device, which will depend on the application. This could be 2 or 3 years for a consumer device, and up to 10 years for telecommunications devices. Given that aging processes are complex and often difficult to fully predict, many chip designs today are often over-designed to ensure adequate margin to meet requirements for reliable lifetime operation." The types of devices that demand high reliability are growing. "The advanced node devices that go into a base-station or into a server farm have pretty stringent reliability requirements," points out Art Schaldenbrand, senior product manager at Cadence. "They operate 24 hours a day, 7 days a week. That is continuous stress. Then there are mission critical applications. A lot of focus on automotive, but that is just like industrial applications, or space applications where the cost of failure is very high. Once a satellite is sent into space, you want it to work until the end of its useful lifetime." What makes this all the more troubling is that some failure modes are statistical. "If aging processes could become more deterministic, or better still if you can monitor the aging process in real-time, then you can reduce the over-design," says Crosher. "You could develop chips that react and adjust for aging effects, or even predict when chip failure may occur." The physics of aging But first we have to understand the underlying causes of aging. "Damage is caused when the design is subjected to electric stress," explains Joao Geada, chief technologist for ANSYS. "There are things that happen to metals and things that happen to transistors." Transistors are vulnerable on multiple fronts. "These are the three major degradation mechanisms that can affect a MOSFET, a finFET, or an FD-SOI device," says Ahmed Ramadan, senior product engineering manager from the AMS group of Mentor, a Siemens Business. "The impact is that they will alter the threshold voltage of the device. That can affect the drive current of the device and lead to a slowdown of the device, consequently slowing down the whole circuit." Eventually, under continued stress, the device may stop operating altogether. The three issues that make transistor vulnerable are: * Negative bias temperature instability (NBTI). This is caused by having a static voltage applied across the dielectric for a long enough time. * Hot carrier injection (HCI). If you swing the voltage fast enough, the electrons have high velocity and can embed themselves ballistically into the dielectric. "It turns out that this is a much smaller effect just because of the nature of the physics and the currents and devices we are dealing with," asserts Geada. * Time-dependent dielectric breakdown (TDDB). This can cause a breakdown in the oxide and lead to gate leakage and subsequent breakdown of the device. "TDDB is similar to electrostatic discharge (ESD), but ESD is typically a very short, very high-voltage pulse, high-energy event, whereas TDDB is prolonged exposure to much more moderate fields close to the regular operating voltage," explains Geada. "It eventually will break through the dioxide and have the same effect, which is to blow through the gate and stop the transistor from operating." [Effect_of_NBTI_SRAM_cell][Effect_of_NBTI_SRAM_cell] Fig 1. Effect of NBTI on an SRAM cell. Source: Synopsys The research community is aligned on the underlying mechanisms that cause HCI and NBTI, but there are different explanations for TDDB. This creates difficulties modeling it. In addition, with advanced technology nodes, there is scaling of dimension and voltage. "However, the voltage is not scaling as much as the physical dimension of the devices, which is causing an increase in the electric field that causes these effects," notes Ramadan. "Some of them also are affected by temperature, such as NBTI, so with high temperature added together with a negative bias on a PMOS device, the NBTI is significant. There is also PBTI which can happen to an NMOS transistor." Andre Lange, group manager for quality and reliability at Fraunhofer IIS/EAS sees multiple new challenges as we move to these nodes. "First, these technologies tend to be slightly less reliable than larger technology nodes. Second, current densities might rise and locally exceed critical values. Third, recent technology advances mainly target digital circuits so that analog design gets more and more complicated. Fourth, new application scenarios, such as autonomous driving, will introduce completely new usage scenarios where they could see approximately 22 hours of operation per day compared to about 2 hours of operation today." The industry is still learning. "At advanced nodes, the challenges are that the technology is new, and we don't have as good an understanding of them," says Schaldenbrand. "Thus, predicting the device physics is a bit more of a challenge. We have done a lot of work modeling these devices, and we have seen that some characteristics that we saw at legacy nodes are now a little different." There is an additional problem. "Just because you apply a particular voltage for a particular amount of time to a particular transistor does not mean that it will automatically break," warns Geada. "It just has pretty good odds of breaking. Partly it is quantum. You are dealing with really small geometries. You are dealing with a gate that is a molecule or two thick to begin with, and you are dealing with quantum effects. There is no getting around some of the randomness." Schaldenbrand agrees. "Some devices will age faster than others and you have to account for the statistical variation in the aging. It becomes more important to account for all of the sources of variation, not just electrical variation." Temperature is becoming a much larger issue. "All of these factors affect planar devices as well, but not as pronounced," adds Anand Thiruvengadam, senior staff product marketing manager at Synopsys. "With a planar device, you do not have to bother about self-heating. There are a lot of ways to dissipate heat with a planar device, but with finFETs that is not the case. The heat gets trapped and there are few chances for that heat to get dissipated. This has an impact on the device itself, and also has an impact on the overlying metal." Wires Dropping down a level, wires are the source of many problems related to aging. Wires do not scale, and at advanced nodes that leads to a whole bunch of issues related to resistance/capacitance. One of the key impacts for aging is electromigration (EM), which is caused by the transport of materials within a conductor. "Electromigration is one of the issues that affects aging and has become very important since 16/14nm finFET," says Mo Faisal, CEO for Movellus. "Now, with 7nm and 5nm the wires have become very skinny and they can be damaged over time as current flows through them." This can create big headaches throughout the design flow. "Physically, as the wires get smaller, the effects become more important and the margins are becoming smaller," says Schaldebrand. "So we are seeing a lot more demand for high accuracy in the analysis. At 28nm, plus or minus 30% might have been good enough. But as we get into advanced nodes, people are wanting +/- 10% accuracy. The margins are shrinking, so people want to have more accurate predictions." All of this needs to be considered in context, too. "If I step away from aging and look at reliability, device self-heating is an important factor to consider even for electromigration," adds Thiruvengadam. "At 7nm this is even more so and has essentially become a factor for signoff." Some of the same issues also affect memories. "To do a write requires injecting some charge through a gate into the underlying capacitor," explains Geada. "Because it does require slightly more voltage than normal, it does cause damage. And it means that eventually you can't clear it out, and it causes traps to become embedded into the gates. The fundamental cause of damage is traps getting embedded into the gate and acting as if there is a permanent voltage across the gate. That degrades the ability of whatever that device is from operating, be it clearing a charge, from doing a transition. It will not be operating nearly as well as when it was in is original, new unstressed form." Variation Process variation has become a persistent problem below 28nm, and the problem gets worse at each new node. It now has to be accounted for in multiple steps of the design flow and for each specific design at each new node. "Because we are trying to have accurate predictions across a long lifecycle, we have to think about how process variation will affect the lifetime," says Schaldenbrand. "Some phenomena, such as hot carrier injection, where we see electrons being injected into the gate, is related to gate thickness and gate thickness varies from device to device. You have to account for the statistical effects of process variation on aging." This requires a different mindset for design teams. "Realistically, just like for regular timing, we have to deal with variance as a first-order effect and make designs that can tolerate variance as opposed to try and engineer variance away," adds Geada. "You can't engineer variance away. The devices are too small. The effects are not controllable in that way. The same is true for aging. This is not something that the fab can make go away. It is an inherent property of the devices and the physics we are dealing with." The impact Understanding the impact of aging requires separating analog and digital. Digital is the easier case. "Consider a simple inverter," says Movellus' Faisal. "If the threshold voltage of the transistors within an invertor shifts by 50mV over 4 years, it will still invert. It will be slower than it was designed for, and that can be budgeted for. As delays grow, it may become a problem at some point. The faster the circuit, the more active the circuit, the faster it will age. However, even with a clock, you just have an edge, and the amplitude of the waveform has to be enough to trigger the circuit - basically Vdd/2. All of these things can be budgeted. If you are going to run a 1GHz clock and expect 10% degradation, I can design enough margin such that even if it degrades I am still within the speed range specified." This simplifies aging models. "The nice thing about digital is that currents only flow for a very limited amount of time," says Geada. "So even though we have to be power conscious, digital by comparison to analog is a lot more static. It has brief high-activity intervals, but then waits until the next cycle of the clock. Analog is never on or off. They are always active, and they accumulate thermal stress differently. Analog has to deal with higher voltage swings and higher currents, which causes the metal to be susceptible. Analog has to deal with a different collection of things. It has to deal with thermal effects because current is always flowing." In a similar manner to digital, analog circuits age over time. "Analog devices typically drift in their performance characteristics," says Schaldenbrand. "At the individual device level, they are more sensitive to aging. There might be some rare cases where you are worried about the gain changing and if you design it properly, you can make designs that are relatively insensitive to those effects. There are some things that you can do in analog design to desensitize it to aging, but because you are directly dependent on device parameters, analog devices are more sensitive." But that can become very difficult to achieve. "Consider an op-amp, which is the building block for many things," says Faisal. "An op-amp has to be biased correctly, and you have to build some margin into the overdrive voltage. Then you have to make sure that you have left enough margin, such that over time as the op-amp ages it will stay within the saturation region of the transistor. The overdrive margins for the transistors are shrinking because the supply voltage at 7nm is 750mV and the threshold is about 350mV, so there is barely any room to leave lots of margin. With aging, the threshold voltage can shift by as much as 50mV. If the op-amp bias circuit shifts by 50mV, it could go from the saturation region to the linear region or triode, where a transistor becomes a resistor and no longer has gain. The function of an op-amp is to provide gain, so that is pretty drastic. At that point the circuit is rendered useless." Analog design was difficult to begin with. "Aging and reliability are challenges for analog designers," says Ramadan. "Designs of today might not operate the same tomorrow because of the degradation that can happen to these designs. You have to make sure that all of the aging and reliability requirements are fulfilled." Related Stories Chip Aging Accelerates As advanced-node chips are added into cars, and usage models shift inside of data centers, new questions surface about reliability. Transistor Aging Intensifies At 10/7nm And Below Device degradation becomes limiting factor in IC scaling, and a significant challenge in advanced SoCs. Will Self-Heating Stop FinFETs Central fins can be up to 50% hotter than other fins, causing inconsistent threshold behavior and reliability problems. Tags: 5nm 7nm aging ANSYS Cadence electromigration FD-SOI finFET Fraunhofer EAS Fraunhofer IIS HCI hot carrier injection Mentor Moortec Movellus NBTI negative bias temperature instability overdesign self-heating Siemens Synopsys TDDB time-dependent dielectric breakdown Brian Bailey Brian Bailey (all posts) Brian Bailey is Technology Editor/EDA for Semiconductor Engineering. 9 comments ## Henry Brandt says: August 10, 2018 at 11:44 am Thank you for this excellent article. Reply ## Stephen Fairbanks says: August 10, 2018 at 3:32 pm This is a very valid article for the time. My biggest gripe right now is the reliability models are very limited. They generally only consider a device being operated in digital modes, but analog modes vary dramatically, where VGS does not equal VGD or VDS; and aging is affected accordingly, but it is rarely taken into account. Reply ## Brian Bailey says: August 16, 2018 at 9:54 am Thanks Stephen. There will be a second part to this article and it will discuss some of the problems getting good reliability models. Reply ## Michael Mingliang Liu says: August 13, 2018 at 10:24 am In 2011, Synopsys provided a comprehensive treatment on major device aging mechanisms, including hot-carrier injection (HCI), negative bias-temperature instability (NBTI) for p-channel MOSFETs, and positive bias-temperature instability (PBTI) for n-channel devices; albeit it was primarily focused on aging models of 28nm MOSFETs ( https://www.sciencedirect.com/science/article/pii/S0026271411005221) For high-power (and often high-speed) MOSFET devices used in automotive, aerospace/avionic, communications, etc., the main design-for-reliability (DFR) concern should be about the electro-thermal and/or thermo-mechanical aging of metallic parts within these devices. For example, such aging phenomena lead to excessive metallization degradation at wire (bonding) pads or between TSV interfaces, delamination within and/or cracking of die-attachment structures, etc. Aging also makes the presence of thermal noise and its impact on the system's signal integrity (e.g. kT/C noise for mixed-signal or switched-capacitor circuits) more pronounced over time. To derive a more systematic approach to device-aging prognostics for automotive applications, one may consider referring to this NASA's Playbook (https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/ 20170011538.pdf) Reply ## Brian Bailey says: August 16, 2018 at 9:57 am Thanks Michael. They are some good resources. Reply ## Michael Mingliang Liu says: August 17, 2018 at 8:47 am Thanks for writing this article, Brian. Reply ## William Travinha says: August 13, 2018 at 3:33 pm " ...they could see approximately 22 hours of operation per day compared to about 2 hours of operation today." This will be a real push for the industry to face the issues rather than playing around with the number. Reply ## Brian Bailey says: August 16, 2018 at 9:55 am Yes - when you change anything by an order of magnitude, it can mean that a problem needs to be rethought. Reply ## Minho Park says: August 20, 2018 at 4:44 am Wow, this article handles most of issues from the semiconductor's reliability. It is terribly annoying problem that the NBTI or PBTI mostly comes from highly induced voltage test like bathtub aging. EM problem also I suffered, and made own verification tool working with synopsys star-rc and cadence virtuoso. Reply Leave a Reply Cancel reply [ ] [ ] [ ] [ ] [ ] [ ] [ ] Comment [ ] Name*[ ] (Note: This name will be displayed publicly) Email*[ ] (This will not be displayed publicly) [Post Comment] [ ] [ ] [ ] [ ] [ ] [ ] [ ] D[ ] Knowledge Centers Blogs Verification Published on July 25, 2017 Data Analytics & Test Published on Chip Design Published on May 10, 2017 Analog Published on Chip Design and Verification Published on April 4, 2017 Negative Bias Temperature Instability (NBTI) Published on January 25, 2017 Electromigration Published on December 22, 2016 Power Issues Published on December 14, 2016 System on Chip (SoC) Published on June 4, 2016 Logic Simulation Published on April 28, 2014 Technical Papers * Multi-View Fusion of Sensor Data for Improved Perception and Prediction in Autonomous Driving January 11, 2022 by Technical Paper Link * Research on quantum cognition in autonomous driving January 11, 2022 by Technical Paper Link * Multi-Layer Attack Graph Analysis in the 5G Edge Network Using a Dynamic Hexagonal Fuzzy Method January 10, 2022 by Technical Paper Link * Evaluation of Thermal Imaging on Embedded GPU Platforms for Application in Vehicular Assistance Systems January 10, 2022 by Technical Paper Link * Energy-efficient Non Uniform Last Level Caches for Chip-multiprocessors Based on Compression January 10, 2022 by Technical Paper Link Trending Articles Expanding Advanced Packaging Production In The U.S. Concerns about security and supply chain availability prompt new push. by Mark LaPedus GaN Application Base Widens, Adoption Grows Mature, low-cost manufacturing and proven reliability spur use in EVs, smart phones, and consumer electronics. by Patrick Waurzyniak The High But Often Unnecessary Cost Of Coherence Cache coherency is expensive and provides little or negative benefit for some tasks. So why is it still used so frequently? by Brian Bailey Next Steps For Panel-Level Packaging Where it's working, and what challenges remain for even broader adoption. by Mark LaPedus Automotive Outlook: 2022 Short-term IC supply-chain problems and long-term architectural and business changes top the list of what's ahead. by Ann Steffora Mutschler Knowledge Centers Entities, people and technologies explored Learn More Related Articles Changing Server Architectures In The Data Center Sharing resources can significantly improve utilization and lower costs, but it's not a simple shift. by Bryon Moyer HBM3: Big Impact On Chip Design New levels of system performance bring new tradeoffs. by Ann Steffora Mutschler Get Ready For The Next Generation Of Wearable Tech Smarts, not just functionality, is moving to everything from watches and glasses to clothing, but there are still barriers to overcome. by Brian Bailey Revving Up SiC And GaN Technologies are being designed into more systems as defectivity drops and reliability increases. by Ann Steffora Mutschler Architecting Interposers It's not easy to include interposers in a design today, but as the wrinkles get ironed out, new tools, methodologies, and standards will enable it for the masses. by Brian Bailey What Is An xPU? Almost every letter of the alphabet has been used to describe a processor architecture, but under the hood they all look very similar. by Brian Bailey Improving Energy And Power Efficiency In The Data Center Optimizing energy and power efficiency in server chips and software is a multifaceted challenge with many moving parts. by Ann Steffora Mutschler Innovations In Sensor Technology Better management of data, increased accuracy, and lower power approaches top the list. by John Koon * Sponsors [Siemens-Lo] [se_sp_ramb] [se_sp_syno] [1_se_sp_ne] [se_sp_new-] [se_sp_cade] [1_mixel] [iis_85mm_p] [se_sp_acce] [Infineon] * [INS::INS] Advertise with us * [INS::INS] Advertise with us * [INS::INS] Advertise with us * Newsletter Signup Popular Tags 2.5D 5G 7nm AI ANSYS Apple Applied Materials ARM Arteris Atrenta automotive business Cadence EDA eSilicon EUV finFETs GlobalFoundries IBM IMEC Intel IoT IP Lam Research machine learning memory Mentor Mentor Graphics Moore's Law Nvidia NXP OneSpin Solutions Qualcomm Rambus Samsung security SEMI Siemens Siemens EDA software Sonics Synopsys TSMC UMC verification Recent Comments * Tina Francis on Building Multipurpose Systems With Dynamic Function Exchange * Allen Rasafar on Preventing Failures Before They Occur * Tom Somyak on Inspecting And Testing GaN Power Semis * Dr. M J Zarabi, PhD. on Manufacturing Bits: Jan. 10 * Jan Hoppe on Manufacturing Bits: Jan. 10 * Khachik Sahakyan (Grovf Inc.) on The High But Often Unnecessary Cost Of Coherence * Hugo Pristauz on Next Steps For Panel-Level Packaging * Allen Rasafar on Manufacturing Bits: Dec. 28 * Bernard on The High But Often Unnecessary Cost Of Coherence * Eran Weis on Reliability Concerns Shift Left Into Chip Design * Jnanadarshan Nayak on Too Much Fab And Test Data, Low Utilization * Allen Rasafar on Big Payback For Combining Different Types Of Fab Data * reyhan on Adaptive NN-Based Root Cause Analysis in Volume Diagnosis for Yield Improvement * Kurt Shuler on Product Lifecycle Management For Semiconductors * Onri Jay Benally on Gearing Up For High-NA EUV * Answering on Inside Intel's Ambitious Roadmap * Dr. Dev Gupta on China Accelerates Foundry, Power Semi Efforts * Jan Hoppe on China Accelerates Foundry, Power Semi Efforts * Boris Petrov on China Accelerates Foundry, Power Semi Efforts * Lullaby on China Accelerates Foundry, Power Semi Efforts * Rafael Roques on Apple's First GaN Charger * Mark D LaPedus on What's Next For Transistors And Chiplets * Mark D LaPedus on What's Next For Transistors And Chiplets * Ahsan Islam on Coping With Parallel Test Site-to-Site Variation * Wes Neumeier on Chipmakers Getting Serious About Integrated Photonics * guest on What's Next For Transistors And Chiplets * Newton on What's After FinFETs? * pete gasperini on Elasticity Without Compromise * Jacqueline Arsivaud on Changing Server Architectures In The Data Center * Frederik Gron Schack on Neuromorphic electronics based on copying and pasting the brain * Jan Hoppe on More Errors, More Correction in Memories * Olivier Sentieys on High-Level Synthesis For RISC-V * Simon on High-Level Synthesis For RISC-V * Tom Kunich on Functional Safety Across Analog And Digital Domains * Mike D on The Benefits Of Antifuse OTP * Daniel Pane on Dealing With Market Shifts * TanjB on What's Next For Transistors And Chiplets * Yasunori Yamaguchi on Growing Challenges With Wafer Bump Inspection * Allen Rasafar on Gearing Up For High-NA EUV * Jan Hoppe on What's Next For Transistors And Chiplets * Craig Franklin on Fan-Out And Packaging Challenges * SteveT on Six Things We Might Need For Pervasive Computing * ASA on PCB And IC Technologies Meet In The Middle * Allen Rasafar on EUV's Uncertain Future At 3nm And Below * David Leary on How Chips Age * Anand Chamarthy on Graphene and two-dimensional materials for silicon technology * Abbas on The Verification Mindset * Peter AJ van der Made on How Much Power Will AI Chips Use? * Max Turner on Will Automotive Ethernet Win? * SUHAIMI SELIMAN on Week In Review: Manufacturing, Test * Eric on Advantages Of LPDDR5: A New Clocking Scheme * mark on Why It's The Perfect Time To Be Part Of The RISC-V Revolution * James Snodgrass on Using Better Data To Shorten Test Time * Fred Chen on Intermittent Undefined State Fault in RRAMs * Greg Yeric on Nudging 2D semiconductors forward * SUHAIMI SELIMAN on Evaluating The Impact Of STI Recess Profile Control On Advanced FinFET Device Performance * Does no Matter at the moment on Analyzing Electro-Photonic Systems * B. Couturier on Long-Haul Trucking With Fewer Drivers * SUHAIMI SELIMAN on Short-Circuit Ruggedness In SiC MOSFETs * than T nguyen on The Shortest Path Deception * David Chapman on Will Monolithic 3D DRAM Happen? * than T nguyen on Shortest Resistance Path Deception In ESD Protection Circuit P2P Debug * Akshay Mehra on Is SystemC Broken? * Jeetech Academy on How To Maximize Your Competitiveness In The Semiconductor Industry Using Advanced DFT * Huw Davies @Trameto.com on Why TinyML Is Such A Big Deal * Ali Mahdoum on New Memories Add New Faults * Sunitha Aaraveti on Will Automotive Ethernet Win? * Paul travers on Week In Review: Manufacturing, Test * Chandra on Using Analytics To Reduce Burn-in * Ron Lavallee on Steering The Semiconductor Industry * Theodore wilson on Steering The Semiconductor Industry * Theodore wilson on Education Vs. Training * 2R on Impact Of GAA Transistors At 3/2nm * Jan Hoppe on Modeling Chips From Atoms To Systems * Roddy Urquhart on Is RISC-V The Future? * wondering on Inside Intel's Ambitious Roadmap * alexander odishvili on The Next Advanced Packages * Shameem Khan on Current And Future Packaging Trends * Peterferry on Electric Cars Gain Traction, But Challenges Remain * Kirk Weedman on RISC-V Verification: The 5 Levels Of Simulation-Based Processor Hardware DV * Michael Kanellos on Who Owns In-Chip Monitoring Data? * Anne Meixner on Why Wafer Bumps Are Suddenly So Important * Matt on What's Ahead For DRAM, NAND? * Roy Longbottom on Understanding The Performance Of Processor IP Cores * Will on Is RISC-V The Future? * Jay on Impact Of GAA Transistors At 3/2nm * Ed Sperling on Designing Chips In A 'Lawless' Industry * Raymond Ramirez on Has Computational Storage Finally Arrived? * David Leary on Why Wafer Bumps Are Suddenly So Important * Karthikeyan Ramamurthi on Time To Rethink Memory Chip Design And Verification * Ian Dedic on Designing Chips In A 'Lawless' Industry * juan magallenes on Is RISC-V The Future? * Scott Shadley on Has Computational Storage Finally Arrived? * SUHAIMI SELIMAN on Manufacturing Bits: Aug. 9 * Srinath A on Automotive Lidar Technologies Battle It Out * ProDigit on Chiplets: A Solution For The Shortage Of Chips * Gilbert Humphry on Why EV Battery Design Is So Difficult * Volodymyr Dobrovolskyi on Is RISC-V The Future? * Ann Steffora Mutschler on Data Centers On Wheels * Guoqiao Tao on MicroLEDs Moving From Lab to Fab * Dr. Dev Gupta on Piecing Together Chiplets * Pankaj Mehra on Piecing Together Chiplets * Sylvain on Intel/GF deal: Pros, Cons, Unknowns * Kevin Cameron on Developers Turn To Analog For Neural Nets * Kip Stevenson on IC Data Hot Potato: Who Owns And Manages It? * Tanj on New Transistor Structures At 3nm/2nm * Tanj on Retimers Replacing Redrivers As Signal Speeds Increase * TJN Texas on Behind The Intel-GlobalFoundries Rumor * Lullaby on Chipmakers Getting Serious About Integrated Photonics * Reedman on Foundry Wars Begin * HLector Favabeen on Behind The Intel-GlobalFoundries Rumor * Reedman on CEO Outlook: Chiplets, Longer IC Lifetimes, More End Markets * Ed Sperling on Behind The Intel-GlobalFoundries Rumor * Hank Walker on Behind The Intel-GlobalFoundries Rumor * Fred on Behind The Intel-GlobalFoundries Rumor * Lewis Bosher on The Process Design Kit: Protecting Design Know-How * Benjamin Cheng on CEO Outlook: More Data, More Integration, Same Deadlines * krista on Chipmakers Getting Serious About Integrated Photonics * Jan Hoppe on Cleaning Up During IC Test * Kevin Cameron on Domain-Specific Memory The Risk Of Losing Track Of Your IP Ed Sperling Accelerating Software Developmen... Synopsys [se_logo_bl] About * About us * Contact us * Advertising on SemiEng * Newsletter SignUp Navigation * Homepage * Special Reports * Systems & Design * Low Power-High Perf * Manufacturing, Packaging & Materials * Test, Measurement & Analytics * Auto, Security & Pervasive Computing * Videos * Jobs * Events * Webinars * Knowledge Centers * Startup Corner * Bus & Marketing Strategies Connect With Us * Facebook * Twitter @semiEngineering * LinkedIn * YouTube Copyright (c)2013-2022 SMG | Terms of Service | Privacy Policy This site uses cookies. By continuing to use our website, you consent to our Cookies Policy ACCEPT Manage consent Close Privacy Overview This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website. We also use third-party cookies that help us analyze and understand how you use this website. We do not sell any personal information. By continuing to use our website, you consent to our Privacy Policy. If you access other websites using the links provided, please be aware they may have their own privacy policies, and we do not accept any responsibility or liability for these policies or for any personal data which may be collected through these sites. Please check these policies before you submit any personal information to these sites. Necessary [*] Necessary Always Enabled Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information. Non-necessary [*] Non-necessary Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website. SAVE & ACCEPT Quantcast