https://fuse.wikichip.org/news/6413/alibaba-open-source-xuantie-risc-v-cores-introduces-in-house-armv9-server-chip/ Skip to content Thursday, October 21, 2021 Latest: * Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip * Intel Introduces 2nd Gen Neuromorphic Research Chip: Loihi 2 on Intel 4 EUV Process * Inside PFN's AI Processor And The World's Most Power-Efficient Supercomputer * A Look At Qualcomm's Data Center Inference Accelerator * Mythic Rolls Out M1000-Series Analog AI Accelerators; Raises $70M Along The Way * WikiChip Fuse WikiChip Fuse Your Chips and Semi News [ ] * Home * Account * Main Site * Architectures + x86 + ARM + RISC-V + Power ISA + MIPS * Supercomputers * 14 nm * 12nm * 10nm * 7nm * 5nm Architectures Server Processors Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip October 20, 2021October 20, 2021 David Schor 5 nm, Alibaba, Apsara Conference 2021, ARM, ARMv9, Panjiu, RISC-V, T-Head, TSMC, Xuantie, Yitian 710 [alibaba-apsara-21-header] In 2018, Alibaba founded T-Head, a fabless semiconductor subsidiary with the intention of designing custom in-house ASICs. T-Head has since introduced a number of custom chips including the Hanguang 800 neural processor and various RISC-V processors. At the company's Apsara Conference 2021, Alibaba introduced their latest addition to the last - the Yitian 710. Alibaba's Apsara cloud comprises compute and accelerator nodes powered by various chips. "We have taken a multiple ISA strategy. Today, our cloud computing provides the most number of ISAs. We have x86, ARM, RISC-V, and many more. And our clients can actually choose Intel and other solutions and I believe this is great progress and the biggest benefit of cloud computing as we've made it more interoperable and more compatible on this platform that we can support on one cloud multiple ISAs," said Jeff Zhang, President of Alibaba Cloud Intelligence. At the conference, Zhang highlighted their RISC-V development progress which includes their four high-performance RISC-V cores XuanTie E902, E906, C906, and C910. Alibaba announced it has opened sourced those cores which will now go under a new name called OpenE902, OpenE906, OpenC906, and OpenC910 respectively. Those cores are now available on the T-Head Semiconductor GitHub. Alibaba says it has shipped more than 2.5 billion of those IPs. "Today, we are embracing RISC-V. We have had 11 different RISC-V chips and have seen compatibility of those products with multiple operating systems. It is quickly becoming the largest group of products. We are working on creating an ecosystem in the industry with our partners not just on IoT side but also on the compute side there will be great progress and today Alibaba in RISC-V is leading in the world. We have many customers and hundreds of partners building the ecosystem alongside us," Zhang added. [alibaba-apsara-21-risc-v-w] Yitian 710 At the Apsara Conference 2021, Zhang introduced the Yitian 710, a server SoC designed for their cloud. The move comes as many of the Super-7 are developing custom chips in-house. Google has its series of TPUs for AI acceleration. Amazon has been developing its own series of server chips (Graviton and Graviton2) as well as the Inferentia NPU. Baidu has its Kunlun series of neural processors. Even Alibaba has developed and deployed their custom Hanguang 800 AI accelerator in their data center. The Yitian 710 server chip was taped out earlier this year and has been deployed in their cloud since July 2021. Fabricated on a 5-nanometer leading-edge process, the Yitian 710 packs 60 billion transistors on a massive 628 mm2 die. [alibaba-apsara-21-yitian-710-w] The Yitian 710 integrates 128 custom-designed ARMv9 cores. Those cores are said to clock as high as 3.2 GHz. Alibaba says the chip is capable of 440 on SPECint2017 and beats the current state-of-the-art Arm server processor by 20% in performance and 50% in energy efficiency. The 440 score refers to the multi-threaded score of SPEC int 2017. Although it's hard to scrutinize the geometric mean of the individual tests, if we compare it to some recent measurements of Ampere Altra, AMD EPYC, and Intel Xeon, taken by Andrei over at AnandTech, the Yitian 710 should be fairly competitive at 128 cores. In terms of I/O, this chip integrates eight channels of DDR5 memory along with 96 lanes of PCIe 5.0. In tandem with the development of the Yitian 710, Alibaba also developed a series of proprietary servers based on those chips called Panjiu. [alibaba-apsara-21-servers-w] - Spotted an error? Help us fix it! Simply select the problematic text and press Ctrl+Enter to notify us. - * - Intel Introduces 2nd Gen Neuromorphic Research Chip: Loihi 2 on Intel 4 EUV Process * Share This Post: Related Articles TSMC Details 5 nm Arm Highlights Near-Term Roadmap Arm Launches ARMv9 TSMC Demonstrates A 7nm Arm-Based Chiplet Design for HPC The RISC-V momentum continues with the GAP8, a new IoT/AI Application Processor 7nm Boosted Zen 2 Capabilities but Doubled the Challenges Top Six Articles * Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip * TSMC Details 5 nm * The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids * Intel Unveils Sapphire Rapids: Next-Generation Server CPUs * Intel Introduces 2nd Gen Neuromorphic Research Chip: Loihi 2 on Intel 4 EUV Process * Samsung Details 5nm and 4nm; Adds 8LPA, 5LPP, and 4LPP Nodes; Readies 3nm GAA For Next Year Ezoicreport this ad Recent * Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip October 20, 2021October 20, 2021 David Schor * Intel Introduces 2nd Gen Neuromorphic Research Chip: Loihi 2 on Intel 4 EUV Process Intel Introduces 2nd Gen Neuromorphic Research Chip: Loihi 2 on Intel 4 EUV Process September 30, 2021September 30, 2021 David Schor * Inside PFN's AI Processor And The World's Most Power-Efficient Supercomputer Inside PFN's AI Processor And The World's Most Power-Efficient Supercomputer September 20, 2021September 20, 2021 David Schor * A Look At Qualcomm's Data Center Inference Accelerator A Look At Qualcomm's Data Center Inference Accelerator September 12, 2021September 13, 2021 David Schor * Mythic Rolls Out M1000-Series Analog AI Accelerators; Raises $70M Along The Way Mythic Rolls Out M1000-Series Analog AI Accelerators; Raises $70M Along The Way August 22, 2021August 22, 2021 David Schor * YouTube Accelerates Transcoding YouTube Accelerates Transcoding August 21, 2021August 21, 2021 David Schor Ezoicreport this ad Random Picks Qualcomm introduces a new Vision Intelligence Platform Qualcomm introduces a new Vision Intelligence Platform April 12, 2018May 25, 2021 Matt Larson Intel Labs Builds A Neuromorphic System With 64 To 768 Loihi Chips: 8 Million To 100 Million Neurons Intel Labs Builds A Neuromorphic System With 64 To 768 Loihi Chips: 8 Million To 100 Million Neurons July 15, 2019May 25, 2021 David Schor Hot Chips 30: AMD Raven Ridge Hot Chips 30: AMD Raven Ridge August 26, 2018May 25, 2021 David Schor TSMC N7+ EUV Process Starts Shipping TSMC N7+ EUV Process Starts Shipping October 7, 2019May 25, 2021 David Schor Intel Announces 10th Gen Core Processors Based On 10nm Ice Lake, Now Shipping Intel Announces 10th Gen Core Processors Based On 10nm Ice Lake, Now Shipping May 28, 2019May 25, 2021 David Schor Random Tags 2.5D packaging 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 12nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 edge computing EMIB EUV FinFET Foveros GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen x86 WorldView All Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling Desktop Processors Mobile Processors Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling August 19, 2021August 19, 2021 David Schor Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling Intel Unveils Sapphire Rapids: Next-Generation Server CPUs Architectures Server Processors Intel Unveils Sapphire Rapids: Next-Generation Server CPUs August 19, 2021August 19, 2021 David Schor Intel's Gracemont Small Core Eclipses Last-Gen Big Core Performance Architectures Data Processing Unit Desktop Processors Mobile Processors Intel's Gracemont Small Core Eclipses Last-Gen Big Core Performance August 19, 2021August 21, 2021 David Schor Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC Architectures Desktop Processors Mobile Processors Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC August 19, 2021August 19, 2021 David Schor Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs Architectures Desktop Processors Mobile Processors Server Processors Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs August 19, 2021August 19, 2021 David Schor Intel Launches 3rd Gen Ice Lake Xeon Scalable Architectures Server Processors Intel Launches 3rd Gen Ice Lake Xeon Scalable April 6, 2021May 23, 2021 David Schor Random Samsung quietly unveils their latest flagship processor: Exynos 9 Series 9810 Samsung quietly unveils their latest flagship processor: Exynos 9 Series 9810 November 10, 2017May 25, 2021 David Schor Arm Unveils the Cortex-A78: When Less Is More Arm Unveils the Cortex-A78: When Less Is More May 26, 2020May 23, 2021 David Schor The Mesh Network For Next-Generation Neoverse Chips The Mesh Network For Next-Generation Neoverse Chips May 22, 2021May 23, 2021 David Schor Intel Discloses 9th Gen Core, Refreshes Core X, And Reintroduces STIM Intel Discloses 9th Gen Core, Refreshes Core X, And Reintroduces STIM October 14, 2018May 25, 2021 David Schor Intel Launches Mainstream Cascade Lake Xeon W Workstation Processors Intel Launches Mainstream Cascade Lake Xeon W Workstation Processors October 7, 2019May 25, 2021 David Schor Ayar Labs Realizes Co-Packaged Silicon Photonics Ayar Labs Realizes Co-Packaged Silicon Photonics January 19, 2020May 25, 2021 David Schor Intel Launches 10th Gen Ice Lake Lineup: 11 New Mobile Chips Intel Launches 10th Gen Ice Lake Lineup: 11 New Mobile Chips August 1, 2019May 25, 2021 David Schor ARM WorldView All Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip Architectures Server Processors Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip October 20, 2021October 20, 2021 David Schor Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration Data Processing Unit Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration June 28, 2021June 28, 2021 David Schor Arm Introduces Its Confidential Compute Architecture Architectures Arm Introduces Its Confidential Compute Architecture June 23, 2021June 23, 2021 David Schor A Look At Trishul: Arm's First High-Density 3D Logic Stacked Test-Chip IEDM 2020 Interconnects Packaging Subscriber Only Content A Look At Trishul: Arm's First High-Density 3D Logic Stacked Test-Chip June 11, 2021June 11, 2021 David Schor Arm Launches New Coherent And SoC Interconnects: CI-700 & NI-700 Architectures Interconnects Network-on-Chip Arm Launches New Coherent And SoC Interconnects: CI-700 & NI-700 May 25, 2021May 25, 2021 David Schor Arm Launches The DSU-110 For New Armv9 CPU Clusters Architectures Interconnects Mobile Processors Arm Launches The DSU-110 For New Armv9 CPU Clusters May 25, 2021May 25, 2021 David Schor About WikiChip WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis. WikiChip Links * Main Site * WikiChip Fuse * Newsletter * * Main Site * WikiChip Fuse Copyright (c) 2021 WikiChip LLC. All rights reserved. Spelling error report The following text will be sent to our editors: Your comment (optional): [ ] [ ] [ ] Send Cancel