https://www.imec-int.com/en/press/imec-demonstrates-capacitor-less-igzo-based-dram-cell-400s-retention-time imec logo Expertise What we offer Your career Contact CMOS and beyond CMOS Discover why imec is the premier R&D center for advanced logic & memory devices. anced logic & memory devices. Connected health solutions Explore the technologies that will power tomorrow's wearable, implantable, ingestible and non-contact devices. Life sciences See how imec brings the power of chip technology to the world of healthcare. Sensor solutions for IoT Dive into innovative solutions for sensor networks, high speed networks and sensor technologies. Artificial intelligence Explore the possibilities and technologies of AI. More expertises Discover all our expertises. Research Be the first to reap the benefits of imec's research by joining one of our programs or starting an exclusive bilateral collaboration. Development Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products. Solutions Use one of imec's mature technologies for groundbreaking applications across a multitude of industries such as healthcare, agriculture and Industry 4.0. Venturing and startups Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec's ecosystem of tailored venturing support. [Z][Cleanroom_16] /Reading room/Imec Demonstrates Capacitor-less IGZO-Based DRAM Cell With >400s Retention Time Press release Imec Demonstrates Capacitor-less IGZO-Based DRAM Cell With >400s Retention Time Back-end-of-line compatible architecture paves the way to high-density 3D-DRAM memories LEUVEN (Belgium), 15 December 2020 -- This week, at the 2020 International Electron Devices Meeting, imec, a world-leading research and innovation hub in nanoelectronics and digital technologies, presents a novel dynamic random-access memory (DRAM) cell architecture that implements two indium-gallium-zinc-oxide thin-film transistors (IGZO-TFTs) and no storage capacitor. DRAM cells in this 2T0C (2 transistor 0 capacitor) configuration show a retention time longer than 400s for different cell dimensions - significantly reducing the memory's refresh rate and power consumption. The ability to process IGZO-TFTs in the back-end-of-line (BEOL) reduces the cell's footprint and opens the possibility of stacking individual cells. These breakthrough results pave the way towards low-power and high-density monolithic 3D-DRAM memories. Scaling traditional 1T1C (one transistor one capacitor) DRAM memories beyond 32Gb die density faces two major challenges. First, difficulties in Si-based array transistor scaling make it challenging to maintain the required off-current and world line resistance with decreasing cell size. Second, 3D integration and scalability - the ultimate path towards high-density DRAM - is limited by the need for a storage capacitor. Imec presents a novel DRAM architecture that responds to both challenges, thereby offering a scaling path towards low-power high-density 3D-DRAM memories. The new architecture implements two IGZO-TFTs - which are well known for their very low off-current - and no storage capacitor. In this 2T0C configuration, the parasitic capacitance of the read transistor serves as the storage element. Resulting DRAM cells exhibit a retention time >400s thanks to an extremely low (extracted) off-current of 3x10-19A/um. These breakthrough results were obtained for optimized scaled IGZO transistors (with 45nm gate length) processed on 300mm wafers. Optimization was directed towards suppressing the impact of oxygen and hydrogen defects on both on-current and threshold voltage - one of the main challenges for developing IGZO-TFTs. Gouri Sankar Kar, Program Director at imec: "Besides the long retention time, IGZO-TFT-based DRAM cells present a second major advantage over current DRAM technologies. Unlike Si, IGZO-TFT transistors can be fabricated at relatively low temperatures and are thus compatible with BEOL processing. This allows us to move the periphery of the DRAM memory cell under the memory array, which significantly reduces the footprint of the memory die. In addition, the BEOL processing opens routes towards stacking individual DRAM cells, hence enabling 3D-DRAM architectures. Our breakthrough solution will help tearing down the so-called memory wall, allowing DRAM memories to continue playing a crucial role in demanding applications such as cloud computing and artificial intelligence." Read more Jade Liu Press Communication Officer Related: Logic and memory chip scaling Novel memory concepts More about these topics: Memory Semiconductor technology & processing Published on: 15 December 2020 Share this article on [Z][Figure] (a) Schematic of a 2T0C DRAM cell, where the storage element is the oxide capacitance Cox of the read transistor; (b) example of a schematic top-view of a 2T0C DRAM array on a single planar level. The A-A' cross-sectional direction indicates that the array density can be increased by (c) stacking several layers of the 2T0C cell. [2Q][Figure] About imec Imec is a world-leading research and innovation hub in nanoelectronics and digital technologies. The combination of our widely acclaimed leadership in microchip technology and profound software and ICT expertise is what makes us unique. By leveraging our world-class infrastructure and local and global ecosystem of partners across a multitude of industries, we create groundbreaking innovation in application domains such as healthcare, smart cities and mobility, logistics and manufacturing, energy and education. As a trusted partner for companies, start-ups and universities we bring together more than 4,000 brilliant minds from over 97 nationalities. Imec is headquartered in Leuven, Belgium and has distributed R&D groups at a number of Flemish universities, in the Netherlands, Taiwan, USA, and offices in China, India and Japan. In 2018, imec's revenue (P&L) totaled 583 million euro. Further information on imec can be found at www.imec-int.com. Imec is a registered trademark for the activities of IMEC International (a legal entity set up under Belgian law as a "stichting van openbaar nut"), imec Belgium (IMEC vzw supported by the Government of Flanders), imec the Netherlands (Stichting IMEC Nederland, part of Holst Centre which is supported by the Dutch Government), imec Taiwan (IMEC Taiwan Co.), imec China (IMEC Microelectronics (Shanghai) Co. Ltd.), imec India (Imec India Private Limited) and imec Florida (IMEC USA nanoelectronics design center). Read more [2Q][gate_stack_reliability] Longread Semiconductor technology & processing Logic devices A novel approach for improving gate-stack reliability [Z][lucvandenhove] Vision General Semiconductor technology & processing ... "Last year was an annus horribilis, but in 2021, we will find new equilibria." [2Q][cleanroom] Longread Semiconductor technology & processing Sustainability The environmental footprint of logic CMOS technologies [9k][Cleanroom_16] Press Memory Semiconductor technology & processing Imec Demonstrates Capacitor-less IGZO-Based DRAM Cell With >400s Retention Time [Z][Header-picture_HR] Research update Semiconductor technology & processing Logic devices Imec introduces 2D materials in the logic device scaling roadmap [2Q][Imec-demonstrates-CNT-pellicle-utilization-on-EUV-scanner] Press Semiconductor technology & processing Imec demonstrates CNT pellicle utilization on EUV scanner [Z][A-view-on-the-logic-technology-roadmap] Longread Semiconductor technology & processing Logic devices A view on the logic technology roadmap [9k] [Five-trends-that-will-shape-the-future-semiconductor-technology-landscape] Longread Semiconductor technology & processing Logic devices ... Five trends that will shape the future semiconductor technology landscape [9k][pr_ania001-small] Press Semiconductor technology & processing Sustainability Imec and GLOBALFOUNDRIES Announce Breakthrough in AI Chip, Bringing Deep Neural Network Calculations to IoT Edge Devices [Z] [the-history-and-future-of-dram-architectures-in-different-application-domains-an-ana] Semiconductor technology & processing Memory The history and future of DRAM architectures in different application domains [2Q][2019_imec_cleanroom07_header] Press Semiconductor technology & processing Memory Imec Overcomes Fundamental Operation Challenge for Voltage-Controlled Magnetic Random-Access Memories (RAM) [2Q][2019_imec_cleanroom04_header] Press Semiconductor technology & processing Logic devices Imec Demonstrates Excellent Performance of Si FinFET CMOS devices with Integrated Tungsten Buried Power Rails Follow imec on: Expertise Dive into our expertise. Artificial intelligence Life sciences Connected health solutions Discover more... What we offer Our R&D solutions and innovation services Research Development Solutions Venturing Jobs Discover our careers. Job opportunities Academic Excellence More imec About imec Connect with us Event calendar Future Summits Imec the Netherlands imec USA Infrastructure Organization Reading room partner site|disclaimer|privacy statement|cookie policy This website uses cookies for analytics purposes only without any commercial intent. Find out more here. Our privacy statement can be found here. Some content (videos, iframes, forms,...) on this website will only appear when you have accepted the cookies. Accept cookies