\noindent
{\bf Prevec }

\vspace{.1in}
\noindent
{\bf Shared-Memory, Parallel Vector Processor}

\vspace{.1in}
\noindent
{\bf Architecture:}
VLIW parallel system.
General-purpose 32-node supercomputer,
expandable to as many processors as needed.

{\bf Configuration:}
\begin{flushleft}
Cross-bar \\
Uses BIT chip for floating point\\
25 nsec cycle time\\
\end{flushleft}

\vspace{.1in}
\noindent
{\bf Performance:}  Livermore Loops, LINPACK - 50 Mflops per node
\vspace{.1in}
\noindent
{\bf Status:} \$50K for a single processor.  Product to be available second quarter of 1990.

\vspace{.1in}
\begin{flushleft}
{\bf Contact:}
\vspace{.1in}
J. Yoon, President\\
Prevec Computer Co.\\
3713 S. George Mason Dr.\\
Suite C 1 W \\
Forest Church, VA  22041\\
703-845-1800  \\

\end{flushleft}

.