Posts by yannsionneau@mastodon.online
 (DIR) Post #AroZvTfL2zzeN3qNhA by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn why using COM-HPC (just curious) compared to other carrier-board connectors (like FMC for instance)?
       
 (DIR) Post #Aroi41W3sLn1J25gGW by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn Ah, right, ok!
       
 (DIR) Post #Ash2iinarQLakPoKrQ by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn vliw 😍
       
 (DIR) Post #AsrE5BrwV8CoM2MRE0 by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn Django with its admin part?
       
 (DIR) Post #AvfXBmhofxlhEnXgeW by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn Just in case, do you know decode_stacktrace.sh ?https://www.desmondcheong.com/blog/2021/06/02/decoding-stack-traces-in-the-linux-kernel/
       
 (DIR) Post #Awnjnv4D6mDzJomdgu by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn I think it would improve return current (and therefore mutual inductance cross talk) if you put gnd vias close to all your vias on superspeed lines. I hope commenting on your design is OK.
       
 (DIR) Post #Awo4QCcWI9PlqZMbk8 by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn note that my advice works if you have a big gnd ground plane under the top layer , so for instance 4 layers board.
       
 (DIR) Post #AxYwiPtnzc912TjuoS by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn 😍
       
 (DIR) Post #AxehfIXYZ04Mz19BwW by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn What was missing/is the solution then?I'm a noob in DDR.Missing decoupling caps on Vtt?
       
 (DIR) Post #AydGshhXTtkyfBXXOa by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn there is this but I dont know how easily it would run from u-boot https://github.com/tianocore/tianocore.github.io/wiki/UefiPayloadPkg
       
 (DIR) Post #AyptxeMvWi4TsvldaK by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn If you find any decent workflow I'm interested :)
       
 (DIR) Post #B02DX0Z0Ki0MQTt7Ee by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn Xen type 1 hypervisor with stub domains?https://wiki.xenproject.org/wiki/StubDom
       
 (DIR) Post #B0BSWCVVgl0Uujxx2W by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       I'm curious @mntmn what kind of oscilloscope you have at work for all those complex PCBs that you design/bring-up/debugIs it a "cheap bare minimum 100 MHz-thingy" or an advanced more expensive model?Since you play with hdmi/dp/usb 3/pcie ...
       
 (DIR) Post #B17Me9n0LZg0FFEduq by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn Oh, this happened to me a few days ago, I ordered 4 FPGA from digikey but I only needed 3, I did this only to reach the free shipping.Nice info! Thanks!Unfortunately I went to have a look at tme and they don't sell Lattice ECP5.(Randomly, I happen to have received my digikey FPGA order *today* :D)
       
 (DIR) Post #B1Hs0pageRg6Q6MgE4 by yannsionneau@mastodon.online
       0 likes, 0 repeats
       
       @mntmn @theawesomerandomness would be really cool to vidéo record an assembly, to see how you proceed.Only iron? Hot air ? Oven ? Stencil and solder paste? Flux? Etc... I'm curious. Since those are quite serious boards!